Browsing by Subject "Thin film transistors"
Now showing 1 - 11 of 11
- Results Per Page
- Sort Options
Item Open Access Atomic Layer Deposition for Vertically Integrated ZnO Thin Film Transistors: Toward 3D High Packing Density Thin Film Electronics(Wiley-VCH Verlag, 2017) Sisman, Z.; Bolat, S.; Okyay, Ali KemalWe report on the first demonstration of the atomic layer deposition (ALD) based three dimensional (3D) integrated ZnO thin film transistors (TFTs) on rigid substrates. Devices exhibit high on-off ratio (∼106) and high effective mobility (∼11.8 cm2 V−1 s−1). It has also been demonstrated that the steps of fabrication result in readily stable electrical characteristics in TFTs, eliminating the need for post-production steps. These results mark the potential of our fabrication method for the semiconducting metal oxide-based vertical-integrated circuits requiring high packing density and high functionality. © 2017 WILEY-VCH Verlag GmbH & Co. KGaA, WeinheimItem Open Access Demonstration of flexible thin film transistors with GaN channels(American Institute of Physics Inc., 2016) Bolat, S.; Sisman, Z.; Okyay, Ali KemalWe report on the thin film transistors (TFTs) with Gallium Nitride (GaN) channels directly fabricated on flexible substrates. GaN thin films are grown by hollow cathode plasma assisted atomic layer deposition (HCPA-ALD) at 200 °C. TFTs exhibit 103 on-to-off current ratios and are shown to exhibit proper transistor saturation behavior in their output characteristics. Gate bias stress tests reveal that flexible GaN TFTs have extremely stable electrical characteristics. Overall fabrication thermal budget is below 200 °C, the lowest reported for the GaN based transistors so far. © 2016 Author(s)Item Open Access Experimental and theoretical studies of transport through large scale, partially aligned arrays of single-walled carbon nanotubes in thin film type transistors(2007) Kocabas, C.; Pimparkar, N.; Yesilyurt O.; Kang, S.J.; Alam, M.A.; Rogers J.A.Gate-modulated transport through partially aligned films of single-walled carbon nanotubes (SWNTs) in thin film type transistor structures are studied experimentally and theoretically. Measurements are reported on SWNTs grown by chemical vapor deposition with systematically varying degrees of alignment and coverage in transistors with a range of channel lengths and orientations perpendicular and parallel to the direction of alignment. A first principles stick-percolation-based transport model provides a simple, yet quantitative framework to interpret the sometimes counterintuitive transport parameters measured in these devices. The results highlight, for example, the dramatic influence of small degrees of SWNT misalignment on transistor performance and imply that coverage and alignment are correlated phenomena and therefore should be simultaneously optimized. The transport characteristics reflect heterogeneity in the underlying anisotropic metal-semiconductor stick-percolating network and cannot be reproduced by classical transport models. © 2007 American Chemical Society.Item Open Access Gate bias characterization of CNT-TFT DNA sensors(IEEE, 2009-12) Aktaş, Özgür; Töral, TaylanThis paper follows the approach in the works of Gui et al. (2007), that use the change in the current of carbon nanotube thin film transistors (CNT-TFT) with DNA attachment and DNA hybridization. The authors have studied the response of CNT-TFTs to DNA binding and hybridization. It was demonstrated for the first time that an increase in sensitivity is observed around the threshold voltage when sweeping the gate bias from negative to positive values. The results presented in this work suggest an improved approach to measuring the response of CNT-TFTs to DNA hybridization.Item Open Access Hollow-cathode plasma-assisted atomic layer deposition: A novel route for low-temperature synthesis of crystalline III-nitride thin films and nanostructures(IEEE, 2015) Bıyıklı, Necmi; Ozgit-Akgun, Çağla; Goldenberg, Eda; Haider, Ali; Kızır, Seda; Uyar, Tamer; Bolat, Sami; Tekcan, Burak; Okyay, Ali KemalHollow cathode plasma-assisted atomic layer deposition is a promising technique for obtaining III-nitride thin films with low impurity concentrations at low temperatures. Here we report our efforts on the development of HCPA-ALD processes for III-nitrides together with the properties of resulting thin films and nanostructures. The content will further include nylon 6,6/GaN core/shell and BN/AlN bishell hollow nanofibers, proof-of-concept thin film transistors and UV photodetectors fabricated using HCPA-ALD-grown GaN layers, as well as early results for InN thin films deposited by HCPA-ALD technique. © 2015 IEEE.Item Open Access Low temperature atomic layer deposited ZnO photo thin film transistors(AVS Science and Technology Society, 2014) Oruc, F. B.; Aygun, L. E.; Donmez, I.; Bıyıklı, Necmi; Okyay, Ali Kemal; Yu, H. Y.ZnO thin film transistors (TFTs) are fabricated on Si substrates using atomic layer deposition technique. The growth temperature of ZnO channel layers are selected as 80, 100, 120, 130, and 250°C. Material characteristics of ZnO films are examined using x-ray photoelectron spectroscopy and x-ray diffraction methods. Stoichiometry analyses showed that the amount of both oxygen vacancies and interstitial zinc decrease with decreasing growth temperature. Electrical characteristics improve with decreasing growth temperature. Best results are obtained with ZnO channels deposited at 80°C; Ion/Ioff ratio is extracted as 7.8 × 109 and subthreshold slope is extracted as 0.116 V/dec. Flexible ZnO TFT devices are also fabricated using films grown at 80°C. ID-VGS characterization results showed that devices fabricated on different substrates (Si and polyethylene terephthalate) show similar electrical characteristics. Sub-bandgap photo sensing properties of ZnO based TFTs are investigated; it is shown that visible light absorption of ZnO based TFTs can be actively controlled by external gate bias. © 2014 American Vacuum Society.Item Open Access Low-temperature hollow cathode plasma-assisted atomic layer deposition of crystalline III-nitride thin films and nanostructures(Wiley - V C H Verlag GmbH & Co. KGaA, 2015) Ozgit Akgun, C.; Goldenberg, E.; Bolat, S.; Tekcan, B.; Kayaci, F.; Uyar, Tamer; Okyay, Ali Kemal; Bıyıklı, NecmiHollow cathode plasma-assisted atomic layer deposition (HCPA-ALD) is a promising technique for obtaining III-nitride thin films with low impurity concentrations at low temperatures. Here we report our previous and current efforts on the development of HCPA-ALD processes for III-nitrides together with the properties of resulting thin films and nanostructures. The content further includes nylon 6,6-GaN core-shell nanofibers, proof-of-concept thin film transistors and UV photodetectors fabricated using HCPA-ALD-grown GaN layers, as well as InN thin films deposited by HCPA-ALD using cyclopentadienyl indium and trimethylindium precursors. © 2015 WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim.Item Open Access Operation of carbon nanotube thin-film transistors at elevated temperatures(IEEE, 2009-12) Öztürk, Sadi; Doğan, Mustafa; Aktaş, ÖzgürThe authors study the operation of carbon nanotube thin-film transistors (CNT-TFT) at elevated temperatures. Due to the small bandgap of semiconducting carbon nanotubes, CNT-TFTs are not suitable to be developed as high-temperature devices. However, CNT-TFTs will still have to endure elevated temperatures when employed in large-area and flexible electronic applications. The temperature range that can be expected in these applications is well below 100°C. In this work, the authors demonstrate that even at 100°C, CNT-TFT devices are operational but with a reduced ON/OFF ratio. Beyond 100°C, the ON/OFF ratio degrades rapidly.Item Open Access Thin-film ZnO charge-trapping memory cell grown in a single ALD step(Institute of Electrical and Electronics Engineers, 2012-10-26) Oruc, F. B.; Cimen, F.; Rizk, A.; Ghaffari, M.; Nayfeh, A.; Okyay, Ali KemalA thin-film ZnO-based single-transistor memory cell with a gate stack deposited in a single atomic layer deposition step is demonstrated. Thin-film ZnO is used as channel material and charge-trapping layer for the first time. The extracted mobility and subthreshold slope of the thin-film device are 23 cm2/V · s and 720 mV/dec, respectively. The memory effect is verified by a 2.35-V hysteresis in the $I\rm drain- $V\rm gate curve. Physics-based TCAD simulations show very good agreement with the experimental results providing insight to the charge-trapping physics.Item Open Access TiO2 thin film transistor by atomic layer deposition(SPIE, 2013) Okyay, Ali Kemal; Oruç, Feyza B.; Çimen, Furkan; Aygün, Levent E.In this study, TiO2 films were deposited using thermal Atomic Layer Deposition (ALD) system. It is observed that asdeposited ALD TiO 2 films are amorphous and not suitable as TFT channel material. In order to use the film as channel material, a post-annealing process is needed. Annealed films transform into a polycrystalline form containing mixed anatase and rutile phases. For this purpose, devices are annealed at 475°C and observed that their threshold voltage value is 6.5V, subthreshold slope is 0.35 V/dec, Ion/Ioff ratios 2.5×106 and mobility value is 0.672 cm2/V.s. Optical response measurements showed that devices exhibits decent performance at ultraviolet region where TiO 2 has band to band absorption mechanism. © 2013 SPIE.Item Open Access ZnO based optical modulator in the visible wavelengths(SPIE, 2013) Okyay, Ali Kemal; Aygun, Levent E.; Oruç, Feyza B.In order to demonstrate tunable absorption characteristics of ZnO, photodetection properties of ZnO based thin-film transistors are investigated. By controlling the occupancy of the trap states, the optical absorption coefficient of ZnO in the visible light spectrum is actively tuned with gate bias. An order of magnitude change of absorption coefficient is achieved. An optical modulator is proposed exploiting such tunable absorption mechanism. © 2013 SPIE.