Graph analytics accelerators for cognitive systems
Date
2017
Authors
Ozdal, M. M.
Yesil, S.
Kim, T.
Ayupov, A.
Greth, J.
Burns, S.
Ozturk, O.
Editor(s)
Advisor
Supervisor
Co-Advisor
Co-Supervisor
Instructor
BUIR Usage Stats
11
views
views
42
downloads
downloads
Citation Stats
Series
Abstract
Hardware accelerators are known to be performance and power efficient. This article focuses on accelerator design for graph analytics applications, which are commonly used kernels for cognitive systems. The authors propose a templatized architecture that is specifically optimized for vertex-centric graph applications with irregular memory access patterns, asynchronous execution, and asymmetric convergence. The proposed architecture addresses the limitations of existing CPU and GPU systems while providing a customizable template. The authors' experiments show that the generated accelerators can outperform a high-end CPU system with up to 3 times better performance and 65 times better power efficiency. © 1981-2012 IEEE.
Source Title
IEEE Micro
Publisher
Institute of Electrical and Electronics Engineers
Course
Other identifiers
Book Title
Degree Discipline
Degree Level
Degree Name
Citation
Permalink
Published Version (Please cite this version)
Language
English