FPGA implementation of a fault-tolerant application-specific NoC design

Date
2016-04
Advisor
Supervisor
Co-Advisor
Co-Supervisor
Instructor
Source Title
2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS)
Print ISSN
Electronic ISSN
Publisher
IEEE
Volume
Issue
Pages
1 - 6
Language
English
Type
Conference Paper
Journal Title
Journal ISSN
Volume Title
Series
Abstract

Today's integrated circuits are more susceptible to permanent link failures than before as a result of diminishing technology sizes. Even a single link failure can make an entire chip useless. Single link failure problem is fatal to application-specific Network-on-Chip (NoC) designs as well if they cannot tolerate such failures. One solution to this problem can be having alternative routing options on the network for each communicating pair. In this study, we present an FPGA implementation of such a method for application-specific NoCs. This method adds additional network resources to the non-fault-tolerant design in an attempt to make it fault-tolerant. We show the effects of the presented fault-tolerant method on an FPGA implementation of Mp3 encoder based on energy consumption and area increase against non-fault-tolerant case. © 2016 IEEE.

Course
Other identifiers
Book Title
Keywords
Design, Energy utilization, Fault tolerance, Field programmable gate arrays (FPGA), Integrated control, Nanotechnology, Network-on-chip, Reconfigurable hardware, Routers, Telecommunication links, Application specific, Application specific network on chip, Fault tolerant design, Fault-tolerant applications, Fault-tolerant method, FPGA implementations, Network resource, Single-link failures, Integrated circuit design
Citation
Published Version (Please cite this version)