Design and testing of a microprocessor compatible 128-bit correlator chip

buir.supervisorAtalar, Abdullah
dc.contributor.authorTopçu, Satılmış
dc.date.accessioned2016-01-08T20:08:13Z
dc.date.available2016-01-08T20:08:13Z
dc.date.issued1989
dc.descriptionCataloged from PDF version of article.
dc.descriptionAnkara :The Department of Electrical and Electronics Engineering and Institute of Engineering and Sciences of Bilkent Univ. , 1989.en_US
dc.descriptionThesis (Master's) -- Bilkent University, 1989.en_US
dc.descriptionIncludes bibliographical references (leaves 65-67).en_US
dc.description.abstractIn digital synchronous data transmission, synchronization (sync) words are used to mark the beginning of the incoming data stream. Detection of the sync word received from a noisy channel is a difficult problem. One of the optimum solutions to this problem is to use a correlator. A correlator could be implemented with SSI and MSI components on a printed circuit board with the disadvantage of bulkiness. To use it in light-weight equipment such as portable data terminals, it is designed to be implemented as a full custom single VLSI chip. It can be used for 128-bit sync word detection and PRBS generation. Two chips can be cascaded for 256-bit correlation as well as distributed sync words, and inverted or non-inverted sync words can be detected. It is fully programmable by a microprocessor to set the number of tolerable errors in detection and to select the bits of the 128-bit (or 256 bit) input data stream to be used in the correlation and hence, it can be directly connected to a microprocessor as a peripheral device. In designing the correlator chip some Design For Testability methods are used to improve the testability. Especially, scan design and partitioning techniques are applied resulting in a significant decrease in the number of test patterns although these techniques involve an overhead in the overall transistor count only by 1 percent. For functional and timing simulations ESIM and RNL simulators are used, respectively. Test patterns for the registers are generated manually and for testing of the combinational part two programs, gen and check, are written in C programming language. The simulation programs and test pattern generation programs are run on SUN workstations under 4.3 BSD UNIX operating system.
dc.description.provenanceMade available in DSpace on 2016-01-08T20:08:13Z (GMT). No. of bitstreams: 1 1.pdf: 78510 bytes, checksum: d85492f20c2362aa2bcf4aad49380397 (MD5)en
dc.description.statementofresponsibilityby Satılmış Topçuen_US
dc.format.extentxii, 82 leaves : illustrations ; 30 cm.en_US
dc.identifier.itemidB004869
dc.identifier.urihttp://hdl.handle.net/11693/17215
dc.language.isoEnglishen_US
dc.rightsinfo:eu-repo/semantics/openAccessen_US
dc.subjectDigital synchronous data transmission
dc.subjectCorrelator
dc.subjectChip
dc.subjectVLSI
dc.subjectIC testing
dc.subjectDesign for testability
dc.titleDesign and testing of a microprocessor compatible 128-bit correlator chipen_US
dc.title.alternativeBir mikroişlemci uyumlu 128-bit korelatör yongasının tasarımı ve test edilmesi
dc.typeThesisen_US
thesis.degree.disciplineElectrical and Electronic Engineering
thesis.degree.grantorBilkent University
thesis.degree.levelMaster's
thesis.degree.nameMS (Master of Science)

Files

Original bundle

Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
B004869.pdf
Size:
2.57 MB
Format:
Adobe Portable Document Format
Description:
Full printable version