Ultrathin interfacial layer and pre-gate annealing to suppress virtual gate formation in GaN-based transistors: The impact of trapping and fluorine inclusion

Date

2022-08-31

Editor(s)

Advisor

Supervisor

Co-Advisor

Co-Supervisor

Instructor

Source Title

IEEE Electron Device Letters

Print ISSN

0741-3106

Electronic ISSN

1558-0563

Publisher

Institute of Electrical and Electronics Engineers

Volume

43

Issue

10

Pages

1613 - 1616

Language

English

Journal Title

Journal ISSN

Volume Title

Series

Abstract

In AlGaN/GaN high electron mobility transistors (HEMTs), the long-term operation of the device is adversely affected by threshold voltage ( Vth ) instability and current collapse. In this letter, using structural and electrical analyses, the impact of trapping and fluorine (F) inclusion on the device operation is scrutinized. It is found that SiNx interfacial layer significantly reduced the formation of defects, during the ohmic annealing process. Moreover, the incorporation of F ions into GaN bulk, during the gate etch process, triggers the virtual gate phenomenon. This effect has also been mitigated via the pre-gate annealing (PGA) process. As a result of these modifications, a stable operation with minimized lag performance has been achieved.

Course

Other identifiers

Book Title

Citation