Application-specific heterogeneous network-on-chip design

buir.contributor.authorGüdükbay, Uğur
dc.citation.epage1131en_US
dc.citation.issueNumber8en_US
dc.citation.spage1117en_US
dc.citation.volumeNumber57en_US
dc.contributor.authorDemirbas, D.en_US
dc.contributor.authorAkturk, I.en_US
dc.contributor.authorOzturk, O.en_US
dc.contributor.authorGüdükbay, Uğuren_US
dc.date.accessioned2016-02-08T11:01:53Z
dc.date.available2016-02-08T11:01:53Z
dc.date.issued2014en_US
dc.departmentDepartment of Computer Engineeringen_US
dc.description.abstractAs a result of increasing communication demands, application-specific and scalable Network-on-Chips (NoCs) have emerged to connect processing cores and subsystems in Multiprocessor System-on-Chips. A challenge in application-specific NoC design is to find the right balance among different tradeoffs, such as communication latency, power consumption and chip area. We propose a novel approach that generates latency-aware heterogeneous NoC topology. Experimental results show that our approach improves the total communication latency up to 27% with modest power consumption. © 2013 The Author 2013. Published by Oxford University Press on behalf of The British Computer Society.en_US
dc.identifier.doi10.1093/comjnl/bxt011en_US
dc.identifier.issn0010-4620
dc.identifier.urihttp://hdl.handle.net/11693/26583
dc.language.isoEnglishen_US
dc.publisherOxford University Pressen_US
dc.relation.isversionofhttp://dx.doi.org/10.1093/comjnl/bxt011en_US
dc.source.titleThe Computer Journalen_US
dc.subjectMany-core architecturesen_US
dc.subjectMultiprocessor system-on-chip designen_US
dc.subjectNetwork-on-chip synthesisen_US
dc.subjectComputer architectureen_US
dc.subjectHeterogeneous networksen_US
dc.subjectMicroprocessor chipsen_US
dc.subjectMultiprocessing systemsen_US
dc.subjectRoutersen_US
dc.subjectVLSI circuitsen_US
dc.subjectChip multiprocessoren_US
dc.subjectCommunication latencyen_US
dc.subjectHeterogeneous NoCen_US
dc.titleApplication-specific heterogeneous network-on-chip designen_US
dc.typeArticleen_US
Files
Original bundle
Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
Application-specific heterogeneous network-on-chip design.pdf
Size:
2.92 MB
Format:
Adobe Portable Document Format
Description:
Full Printable Version