Architecture for safety–critical transportation systems

Limited Access
This item is unavailable until:
2025-03-15

Date

2023-03-15

Editor(s)

Advisor

Supervisor

Co-Advisor

Co-Supervisor

Instructor

Source Title

Microprocessors and Microsystems

Print ISSN

01419331

Electronic ISSN

Publisher

Elsevier B.V.

Volume

98

Issue

Pages

1 - 11

Language

en

Journal Title

Journal ISSN

Volume Title

Series

Abstract

In many industrial systems, including transportation, fault tolerance is a key requirement. Usually, faulttolerance is achieved by redundancy, where replication of critical components is used. In the case oftransportation computing systems, this redundancy starts with the processing element. In this paper, we useMarkov models to assess the level of safety with different redundancy techniques used in the literature. Morespecifically, we give implementation details for various architecture options and evaluate one out of two (1oo2)and two out of three (2oo3) implementations. We observe that both 1oo2 and 2oo3 can reduce the averageprobability of failure per hour (PFH) down to 10−7 which provides Level-3 (SIL3) safety according to thestandards.

Course

Other identifiers

Book Title

Citation