Statistics for Optimizing shared cache behavior of chip multiprocessors