A cache topology-aware multi-query scheduler for multicore architectures
| dc.citation.epage | 87 | en_US |
| dc.citation.spage | 86 | en_US |
| dc.contributor.author | Orhan, U. | en_US |
| dc.contributor.author | Ding, W. | en_US |
| dc.contributor.author | Yedlapalli, P. | en_US |
| dc.contributor.author | Kandemir, M. | en_US |
| dc.contributor.author | Öztürk, Özcan | en_US |
| dc.coverage.spatial | Raleigh, NC, USA | en_US |
| dc.date.accessioned | 2016-02-08T12:27:10Z | en_US |
| dc.date.available | 2016-02-08T12:27:10Z | en_US |
| dc.date.issued | 2014 | en_US |
| dc.department | Department of Computer Engineering | en_US |
| dc.description | Conference name: 2014 IEEE International Symposium on Workload Characterization (IISWC) | en_US |
| dc.description | Date of Conference: 26-28 October 2014 | en_US |
| dc.description.abstract | Growing performance gap between processors and main memory has made it worthwhile to consider off-chip data accesses in multi-query processing [2], [1], [3]. Exploiting data-sharing opportunities among concurrent queries can be critical for effective utilization of the underlying shared memory hierarchy. Given a set of queries, there may be a common retrieval operation for several cases to the same data. A query can benefit from the data previously loaded into the shared cache/memory space by another query. However, if these queries are scheduled independently, it is very likely that the same data is brought from off-chip memory to on-chip caches multiple times, thereby consuming off-chip bandwidth and slowing down overall execution. | en_US |
| dc.description.provenance | Made available in DSpace on 2016-02-08T12:27:10Z (GMT). No. of bitstreams: 1 bilkent-research-paper.pdf: 70227 bytes, checksum: 26e812c6f5156f83f0e77b261a471b5a (MD5) Previous issue date: 2014 | en_US |
| dc.identifier.doi | 10.1109/IISWC.2014.6983047 | en_US |
| dc.identifier.isbn | 978-1-4799-6452-9 | en_US |
| dc.identifier.uri | http://hdl.handle.net/11693/28685 | en_US |
| dc.language.iso | English | en_US |
| dc.publisher | IEEE | en_US |
| dc.relation.isversionof | http://dx.doi.org/10.1109/IISWC.2014.6983047 | en_US |
| dc.source.title | IEEE International Symposium on Workload Characterization (IISWC) | en_US |
| dc.title | A cache topology-aware multi-query scheduler for multicore architectures | en_US |
| dc.type | Conference Paper | en_US |
Files
Original bundle
1 - 1 of 1
Loading...
- Name:
- A cache topology-aware multi-query scheduler for multicore architectures.pdf
- Size:
- 236.59 KB
- Format:
- Adobe Portable Document Format
- Description:
- Full printable version