Hardware/software Co-design of domain-specific RISC-V processor for graph applications
| buir.advisor | Öztürk, Özcan | |
| dc.contributor.author | Yenimol, Mehmetali Semi | |
| dc.date.accessioned | 2022-05-31T11:58:26Z | |
| dc.date.available | 2022-05-31T11:58:26Z | |
| dc.date.copyright | 2022-05 | |
| dc.date.issued | 2022-05 | |
| dc.date.submitted | 2022-05-27 | |
| dc.description | Cataloged from PDF version of article. | en_US |
| dc.description | Thesis (Master's): Bilkent University, Department of Computer Engineering, İhsan Doğramacı Bilkent University, 2022. | en_US |
| dc.description | Includes bibliographical references (leaves 86-94). | en_US |
| dc.description.abstract | Graph applications are employed in many fields but show poor performance on general-purpose computing systems due to heavy, irregular, and data-driven memory access patterns. The diverse topology of real-life graphs also affects the performance. Even though many hardware accelerators have been proposed to mitigate performance issues and provide energy efficiency, programmability and flexibility have not been sufficiently addressed. This thesis presents a domain-specific processor design based on extending the RISC-V Instruction Set Architecture (ISA). The proposed approach uses new instructions supported by the compiler and software library. Micro-architectural design for executing the new instructions is based on a scratchpad-memory (SPM), prefetcher, and a non-blocking cache system. The custom processor is implemented using System Verilog HDL and simulated with Xilinx's Vivado Design Suite. LLVM Compiler Framework is used for compiler support and optimization. The software library for utilizing the custom instructions uses Gather-Apply-Scatter (GAS) paradigm. The system is evaluated on well-known graph benchmarks, while sensitivity analysis is done on various parameters for achieving the best performance with minimal cost. Performance is measured on both native benchmarks and the software library. In addition, compiler support is evaluated for its effect on performance. Cost-efficient performance evaluations show average speedups between 10% and 49% for different benchmarks, while the single-core architecture can achieve up to 73%. | en_US |
| dc.description.provenance | Submitted by Betül Özen (ozen@bilkent.edu.tr) on 2022-05-31T11:58:26Z No. of bitstreams: 1 B160995.pdf: 7194493 bytes, checksum: 6beaec3dc2c1b71ab0a3fbfe12466ccb (MD5) | en |
| dc.description.provenance | Made available in DSpace on 2022-05-31T11:58:26Z (GMT). No. of bitstreams: 1 B160995.pdf: 7194493 bytes, checksum: 6beaec3dc2c1b71ab0a3fbfe12466ccb (MD5) Previous issue date: 2022-05 | en |
| dc.description.statementofresponsibility | by Mehmetali Semi Yenimol | en_US |
| dc.embargo.release | 2022-11-27 | |
| dc.format.extent | xii, 94 leaves : illustrations (some color) ; 30 cm. | en_US |
| dc.identifier.itemid | B160995 | |
| dc.identifier.uri | http://hdl.handle.net/11693/80659 | |
| dc.language.iso | English | en_US |
| dc.rights | info:eu-repo/semantics/openAccess | en_US |
| dc.subject | Domain-specific processor | en_US |
| dc.subject | Graph applications | en_US |
| dc.subject | RISC-V | en_US |
| dc.subject | Hardware/-software Co-design | en_US |
| dc.title | Hardware/software Co-design of domain-specific RISC-V processor for graph applications | en_US |
| dc.title.alternative | Çizge uygulamaları için alana özgü RISC-V işlemcisinin donanım/yazılım ortak tasarımı | en_US |
| dc.type | Thesis | en_US |
| thesis.degree.discipline | Computer Engineering | |
| thesis.degree.grantor | Bilkent University | |
| thesis.degree.level | Master's | |
| thesis.degree.name | MS (Master of Science) |