Hardware implementation of fano decoder for polarization-adjusted convolutional (PAC) codes

Simple item page
buir.contributor.authorMozammel, Amir
buir.contributor.orcidMozammel, Amir|0000-0003-3474-9530
dc.contributor.authorMozammel, Amir
dc.date.accessioned2022-01-28T11:02:00Z
dc.date.available2022-01-28T11:02:00Z
dc.date.issued2021-10-26
dc.departmentDepartment of Electrical and Electronics Engineeringen_US
dc.description( Early Access )en_US
dc.description.abstractThis brief proposes a hardware implementation architecture for Fano decoding of polarization-adjusted convolutional (PAC) codes. This architecture uses a novel branch metric unit specific to PAC codes. The proposed decoder is tested on FPGA, and its performance is evaluated on ASIC using TSMC 28 nm 0.72 V library. The decoder can be clocked at 500 MHz and reach an average information throughput of 38 Mb/s at 3.5 dB signal-to-noise ratio for a block length of 128 and a code rate of 1/2.en_US
dc.description.provenanceSubmitted by Evrim Ergin (eergin@bilkent.edu.tr) on 2022-01-28T11:02:00Z No. of bitstreams: 1 Hardware_implementation_of_fano_decoder_for_polarization-adjusted_convolutional_(PAC)_codes.pdf: 831156 bytes, checksum: 0079f267eb1f618497ab95a71133bd96 (MD5)en
dc.description.provenanceMade available in DSpace on 2022-01-28T11:02:00Z (GMT). No. of bitstreams: 1 Hardware_implementation_of_fano_decoder_for_polarization-adjusted_convolutional_(PAC)_codes.pdf: 831156 bytes, checksum: 0079f267eb1f618497ab95a71133bd96 (MD5) Previous issue date: 2021-10-26en
dc.identifier.doi10.1109/TCSII.2021.3123270en_US
dc.identifier.eissn1558-3791
dc.identifier.issn1549-7747
dc.identifier.urihttp://hdl.handle.net/11693/76868
dc.language.isoEnglishen_US
dc.publisherIEEEen_US
dc.relation.isversionofhttps://doi.org/10.1109/TCSII.2021.3123270en_US
dc.source.titleIEEE Transactions on Circuits and Systems II: Express Briefsen_US
dc.subjectPAC codesen_US
dc.subjectSequential decodingen_US
dc.subjectFanoen_US
dc.subjectPolar codingen_US
dc.subjectVLSIen_US
dc.titleHardware implementation of fano decoder for polarization-adjusted convolutional (PAC) codesen_US
dc.typeArticleen_US

Files

Original bundle

Now showing 1 - 1 of 1
Thumbnail Image
Name:
Hardware_implementation_of_fano_decoder_for_polarization-adjusted_convolutional_(PAC)_codes.pdf
Size:
811.68 KB
Format:
Adobe Portable Document Format
Description:
Download

License bundle

Now showing 1 - 1 of 1
No Thumbnail Available
Name:
license.txt
Size:
1.69 KB
Format:
Item-specific license agreed upon to submission
Description:
Download

Collections

Scholarly Publications - Electrical and Electronics Engineering