Cache hierarchy-aware query mapping on emerging multicore architectures
| dc.citation.epage | 415 | en_US |
| dc.citation.issueNumber | 3 | |
| dc.citation.spage | 403 | en_US |
| dc.citation.volumeNumber | 66 | |
| dc.contributor.author | Öztürk, Özcan | en_US |
| dc.contributor.author | Orhan, U. | en_US |
| dc.contributor.author | Ding, W. | en_US |
| dc.contributor.author | Yedlapalli, P. | en_US |
| dc.contributor.author | Kandemir, M. T. | en_US |
| dc.date.accessioned | 2018-04-12T11:44:23Z | |
| dc.date.available | 2018-04-12T11:44:23Z | |
| dc.date.issued | 2017 | en_US |
| dc.department | Department of Computer Engineering | en_US |
| dc.description.abstract | One of the important characteristics of emerging multicores/manycores is the existence of 'shared on-chip caches,' through which different threads/processes can share data (help each other) or displace each other's data (hurt each other). Most of current commercial multicore systems on the market have on-chip cache hierarchies with multiple layers (typically, in the form of L1, L2 and L3, the last two being either fully or partially shared). In the context of database workloads, exploiting full potential of these caches can be critical. Motivated by this observation, our main contribution in this work is to present and experimentally evaluate a cache hierarchy-aware query mapping scheme targeting workloads that consist of batch queries to be executed on emerging multicores. Our proposed scheme distributes a given batch of queries across the cores of a target multicore architecture based on the affinity relations among the queries. The primary goal behind this scheme is to maximize the utilization of the underlying on-chip cache hierarchy while keeping the load nearly balanced across domain affinities. Each domain affinity in this context corresponds to a cache structure bounded by a particular level of the cache hierarchy. A graph partitioning-based method is employed to distribute queries across cores, and an integer linear programming (ILP) formulation is used to address locality and load balancing concerns. We evaluate our scheme using the TPC-H benchmarks on an Intel Xeon based multicore. Our solution achieves up to 25 percent improvement in individual query execution times and 15-19 percent improvement in throughput over the default Linux-based process scheduler. © 1968-2012 IEEE. | en_US |
| dc.description.provenance | Made available in DSpace on 2018-04-12T11:44:23Z (GMT). No. of bitstreams: 1 bilkent-research-paper.pdf: 179475 bytes, checksum: ea0bedeb05ac9ccfb983c327e155f0c2 (MD5) Previous issue date: 2017 | en |
| dc.identifier.doi | 10.1109/TC.2016.2605682 | en_US |
| dc.identifier.uri | http://hdl.handle.net/11693/37575 | |
| dc.language.iso | English | en_US |
| dc.publisher | IEEE | en_US |
| dc.relation.isversionof | http://dx.doi.org/10.1109/TC.2016.2605682 | en_US |
| dc.source.title | IEEE Transactions on Computers | en_US |
| dc.subject | Software architecture | en_US |
| dc.subject | Architecture | en_US |
| dc.subject | Cache | en_US |
| dc.subject | Schedule | en_US |
| dc.subject | Multicore | en_US |
| dc.subject | Query | en_US |
| dc.title | Cache hierarchy-aware query mapping on emerging multicore architectures | en_US |
| dc.type | Conference Paper | en_US |