Design and implementation of a general purpose VLSI median filter unit and its applications

Date
1989
Advisor
Supervisor
Co-Advisor
Co-Supervisor
Instructor
Source Title
Proceedings of the International Conference on Acoustics, Speech, and Signal Processing, IEEE 1989
Print ISSN
0736-7791
Electronic ISSN
Publisher
IEEE
Volume
Issue
Pages
2548 - 2551
Language
English
Type
Conference Paper
Journal Title
Journal ISSN
Volume Title
Series
Abstract

A VLSI median filter unit has been designed and implemented in 3-μ m M2 CMOS, using full-custom VLSI design techniques. The unit consists of two single-chip median filters, one extensible and one real-time. The chips are bit-level pipelined systolic structures based on odd/even transposition sorting. The extensible chip is designed for applications requiring variable window sizes and variable word-lengths, whereas the other one is for real-time applications. Various median filtering techniques are easily realized by using the designed chips together with reasonable external hardware.

Course
Other identifiers
Book Title
Keywords
Image processing, Very large scale integration, Median filter, Smoothing methods, VLSI design, Adaptive filters
Citation
Published Version (Please cite this version)