Hardware accelerator design for data centers

Simple item page
dc.citation.epage775en_US
dc.citation.spage770en_US
dc.contributor.authorYeşil, Şerifen_US
dc.contributor.authorÖzdal, Muhammet Mustafaen_US
dc.contributor.authorKim, T.en_US
dc.contributor.authorAyupov, A.en_US
dc.contributor.authorBurns, S.en_US
dc.contributor.authorÖztürk, Özcan.en_US
dc.coverage.spatialAustin, TX, USA
dc.date.accessioned2018-04-12T11:49:30Z
dc.date.available2018-04-12T11:49:30Z
dc.date.issued2016-11en_US
dc.departmentDepartment of Computer Engineeringen_US
dc.descriptionDate of Conference: 2-6 Nov. 2015
dc.descriptionConference name: 2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)
dc.description.abstractAs the size of available data is increasing, it is becoming inefficient to scale the computational power of traditional systems. To overcome this problem, customized application-specific accelerators are becoming integral parts of modern system on chip (SOC) architectures. In this paper, we summarize existing hardware accelerators for data centers and discuss the techniques to implement and embed them along with the existing SOCs. © 2015 IEEE.en_US
dc.description.provenanceMade available in DSpace on 2018-04-12T11:49:30Z (GMT). No. of bitstreams: 1 bilkent-research-paper.pdf: 179475 bytes, checksum: ea0bedeb05ac9ccfb983c327e155f0c2 (MD5) Previous issue date: 2016en
dc.identifier.doi10.1109/ICCAD.2015.7372648en_US
dc.identifier.urihttp://hdl.handle.net/11693/37734
dc.language.isoEnglishen_US
dc.publisherIEEEen_US
dc.relation.isversionofhttp://dx.doi.org/10.1109/ICCAD.2015.7372648en_US
dc.source.titleIEEE/ACM International Conference on Computer-Aided Design, ICCAD 2015en_US
dc.subjectApplication specific integrated circuitsen_US
dc.subjectComputer aided designen_US
dc.subjectComputer hardwareen_US
dc.subjectHardwareen_US
dc.subjectProgrammable logic controllersen_US
dc.subjectReconfigurable hardwareen_US
dc.subjectSystem-on-chipen_US
dc.subjectApplication specificen_US
dc.subjectComputational poweren_US
dc.subjectData centersen_US
dc.subjectHardware acceleratorsen_US
dc.subjectIntegral parten_US
dc.subjectSystem-on-chip architectureen_US
dc.subjectTraditional systemsen_US
dc.subjectIntegrated circuit designen_US
dc.titleHardware accelerator design for data centersen_US
dc.typeConference Paperen_US

Files

Original bundle

Now showing 1 - 1 of 1
Thumbnail Image
Name:
Hardware accelerator design for data centers.pdf
Size:
541.3 KB
Format:
Adobe Portable Document Format
Description:
Full printable version
Download

Collections

Scholarly Publications - Computer Engineering