Browsing by Subject "Wimax"
Now showing 1 - 4 of 4
- Results Per Page
- Sort Options
Item Open Access Design of high power S-band GaN MMIC power amplifiers for WiMAX applications(IEEE, 2011) Cengiz, Ömer; Kelekçi, Özgür; Arıkan, Galip Orkun; Özbay, Ekmel; Palamutçuoǧullari O.This paper reports two different S band GaN MMIC PA designs for WiMAX applications. First PA has a 42.6 dBm output power with a 55%PAE @ 3.5 GHz and 16 dB small signal gain in the 3.2-3.8 GHz frequency range. When two of these MMICs were combined by using off-chip Lange Couplers, 45.3 dBm output power with a 45%PAE @3.5Ghz and 16 dB small signal gain were obtained with less than 0.2 dB gain ripple in the 3.3-3.8 GHz frequency range. © 2011 IEEE.Item Open Access An efficient computation model for coarse grained reconfigurable architectures and its applications to a reconfigurable computer(IEEE, 2010-07) Atak, Oğuzhan; Atalar, AbdullahThe mapping of high level applications onto the coarse grained reconfigurable architectures (CGRA) are usually performed manually by using graphical tools or when automatic compilation is used, some restrictions are imposed to the high level code. Since high level applications do not contain parallelism explicitly, mapping the application directly to CGRA is very difficult. In this paper, we present a middle level Language for Reconfigurable Computing (LRC). LRC is similar to assembly languages of microprocessors, with the difference that parallelism can be coded in LRC. LRC is an efficient language for describing control data flow graphs. Several applications such as FIR, multirate, multichannel filtering, FFT, 2D-IDCT, Viterbi decoding, UMTS and CCSDC turbo decoding, Wimax LDPC decoding are coded in LRC and mapped to the Bilkent Reconfigurable Computer with a performance (in terms of cycle count) close to that of ASIC implementations. The applicability of the computation model to a CGRA having low cost interconnection network has been validated by using placement and routing algorithms. © 2010 IEEE.Item Open Access An FPGA implementation architecture for decoding of polar codes(IEEE, 2011) Pamuk, AlptekinPolar codes are a class of codes versatile enough to achieve the Shannon bound in a large array of source and channel coding problems. For that reason it is important to have efficient implementation architectures for polar codes in hardware. Motivated by this fact we propose a belief propagation (BP) decoder architecture for an increasingly popular hardware platform; Field Programmable Gate Array (FPGA). The proposed architecture supports any code rate and is quite flexible in terms of hardware complexity and throughput. The architecture can also be extended to support multiple block lengths without increasing the hardware complexity a lot. Moreover various schedulers can be adapted into the proposed architecture so that list decoding techniques can be used with a single block. Finally the proposed architecture is compared with a convolutional turbo code (CTC) decoder for WiMAX taken from a Xilinx Product Specification and seen that polar codes are superior to CTC codes both in hardware complexity and throughput. © 2011 IEEE.Item Open Access A low-complexity transmission and scheduling scheme for wimax systems with base station cooperation(SpringerOpen, 2010) Aktas, D.; Tokel, T. B.This paper considers base station cooperation as an interference management technique for the downlink of a WiMAX network (IEEE 802.16 standard) with frequency reuse factor of 1. A low-complexity cooperative transmission and scheduling scheme is proposed that requires limited feedback from the users and limited information exchange between the base stations. The proposed scheme requires minor modifications to the legacy IEEE 802.16e systems. The performance of the proposed scheme is compared with noncooperative schemes with similar complexity through computer simulations. Results demonstrate that base station cooperation provides an attractive solution for mitigating the cochannel interference and increases the system spectral efficiency compared to traditional cellular architectures based on frequency reuse.