Limit to bit-rate capacity of electrical interconnects from aspect ratio of system architecture
| buir.contributor.author | Haldun M. Özaktaş | |
| dc.citation.epage | 52 | en_US |
| dc.citation.issueNumber | 1 | en_US |
| dc.citation.spage | 42 | en_US |
| dc.citation.volumeNumber | 41 | en_US |
| dc.contributor.author | Miller, D. A. B. | |
| dc.contributor.author | Özaktaş, Haldun M. | |
| dc.date.accessioned | 2015-07-28T11:56:07Z | |
| dc.date.available | 2015-07-28T11:56:07Z | |
| dc.date.issued | 1997-02-25 | en_US |
| dc.department | Department of Electrical and Electronics Engineering | en_US |
| dc.description.abstract | We show that there is a limit to the total number of bits per second,B, of information that can flow in a simple digital electrical interconnection that is set only by the ratio of the lengthlof the interconnection to the total cross-sectional dimensionof the interconnect wiring—the “aspect ratio” of the interconnection. This limit is largely independent of the details of the design of the electrical lines. The limit is approximatelyB∼BoA/l2bits/s, withBo∼ 1015(bit/s) for high-performance strip lines and cables, ∼1016for small on-chip lines, and ∼1017–1018for equalized lines. Because the limit is scale-invariant, neither growing nor shrinking the system substantially changes the limit. Exceeding this limit requires techniques such as repeatering, coding, and multilevel modulation. Such a limit will become a problem as machines approach Tb/s information bandwidths. The limit will particularly affect architectures in which one processor must talk reasonably directly with many others. We argue that optical interconnects can solve this problem since they avoid the resistive loss physics that gives this limit. | en_US |
| dc.identifier.doi | 10.1006/jpdc.1996.1285 | en_US |
| dc.identifier.issn | 0743-7315 | |
| dc.identifier.uri | http://hdl.handle.net/11693/10863 | |
| dc.language.iso | English | en_US |
| dc.publisher | Academic Press | en_US |
| dc.relation.isversionof | http://dx.doi.org/10.1006/jpdc.1996.1285 | en_US |
| dc.source.title | Journal of Parallel and Distributed Computing | en_US |
| dc.subject | Mqw modulators | en_US |
| dc.subject | Technologies | en_US |
| dc.subject | Cmos | en_US |
| dc.title | Limit to bit-rate capacity of electrical interconnects from aspect ratio of system architecture | en_US |
| dc.type | Article | en_US |
Files
Original bundle
1 - 1 of 1
Loading...
- Name:
- Limit_to_the_bit-rate_capacity_of_electrical_interconnects_from_the_aspect_ratio_of_the_system_architecture.pdf
- Size:
- 272.51 KB
- Format:
- Adobe Portable Document Format
- Description:
- Full printable version