FPGA implementation of a fault-tolerant application-specific NoC design
2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS)
1 - 6
Item Usage Stats
Today's integrated circuits are more susceptible to permanent link failures than before as a result of diminishing technology sizes. Even a single link failure can make an entire chip useless. Single link failure problem is fatal to application-specific Network-on-Chip (NoC) designs as well if they cannot tolerate such failures. One solution to this problem can be having alternative routing options on the network for each communicating pair. In this study, we present an FPGA implementation of such a method for application-specific NoCs. This method adds additional network resources to the non-fault-tolerant design in an attempt to make it fault-tolerant. We show the effects of the presented fault-tolerant method on an FPGA implementation of Mp3 encoder based on energy consumption and area increase against non-fault-tolerant case. © 2016 IEEE.
Field programmable gate arrays (FPGA)
Application specific network on chip
Fault tolerant design
Integrated circuit design
Published Version (Please cite this version)http://dx.doi.org/10.1109/DTIS.2016.7483876
Showing items related by title, author, creator and subject.
Tosun, S.; Ajabshir V.B.; Mercanoglu O.; Öztürk, Özcan (IEEE, 2014)As the technology sizes of integrated circuits (ICs) scale down rapidly, current transistor densities on chips dramatically increase. While nanometer feature sizes allow denser chip designs in each technology generation, ...
An adaptive, energy-aware and distributed fault-tolerant topology-control algorithm for heterogeneous wireless sensor networks Deniz, F.; Bagci, H.; Korpeoglu, I.; Yazıcı A. (Elsevier BV, 2016)This paper introduces an adaptive, energy-aware and distributed fault-tolerant topology-control algorithm, namely the Adaptive Disjoint Path Vector (ADPV) algorithm, for heterogeneous wireless sensor networks. In this ...
Tosun, S.; Ajabshir, V. B.; Mercanoglu, O.; Ozturk, O. (Institute of Electrical and Electronics Engineers, 2015)As the technology sizes of integrated circuits (ICs) scale down rapidly, current transistor densities on chips dramatically increase. While nanometer feature sizes allow denser chip designs in each technology generation, ...