• About
  • Policies
  • What is open access
  • Library
  • Contact
Advanced search
      View Item 
      •   BUIR Home
      • Scholarly Publications
      • Faculty of Engineering
      • Department of Computer Engineering
      • View Item
      •   BUIR Home
      • Scholarly Publications
      • Faculty of Engineering
      • Department of Computer Engineering
      • View Item
      JavaScript is disabled for your browser. Some features of this site may not work without it.

      Hardware accelerator design for data centers

      Thumbnail
      View / Download
      541.3 Kb
      Author(s)
      Yeşil, Şerif
      Özdal, Muhammet Mustafa
      Kim, T.
      Ayupov, A.
      Burns, S.
      Öztürk, Özcan.
      Date
      2016-11
      Source Title
      IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2015
      Publisher
      IEEE
      Pages
      770 - 775
      Language
      English
      Type
      Conference Paper
      Item Usage Stats
      195
      views
      332
      downloads
      Abstract
      As the size of available data is increasing, it is becoming inefficient to scale the computational power of traditional systems. To overcome this problem, customized application-specific accelerators are becoming integral parts of modern system on chip (SOC) architectures. In this paper, we summarize existing hardware accelerators for data centers and discuss the techniques to implement and embed them along with the existing SOCs. © 2015 IEEE.
      Keywords
      Application specific integrated circuits
      Computer aided design
      Computer hardware
      Hardware
      Programmable logic controllers
      Reconfigurable hardware
      System-on-chip
      Application specific
      Computational power
      Data centers
      Hardware accelerators
      Integral part
      System-on-chip architecture
      Traditional systems
      Integrated circuit design
      Permalink
      http://hdl.handle.net/11693/37734
      Published Version (Please cite this version)
      http://dx.doi.org/10.1109/ICCAD.2015.7372648
      Collections
      • Department of Computer Engineering 1561
      Show full item record

      Related items

      Showing items related by title, author, creator and subject.

      • Thumbnail

        An FPGA implementation architecture for decoding of polar codes 

        Pamuk, Alptekin (IEEE, 2011)
        Polar codes are a class of codes versatile enough to achieve the Shannon bound in a large array of source and channel coding problems. For that reason it is important to have efficient implementation architectures for polar ...
      • Thumbnail

        JPEG hardware accelerator design for FPGA 

        Duman, Kaan; Çoǧun, Fuat; Öktem, L. (IEEE, 2007)
        A fully pipelined JPEG hardware accelerator that runs on FPGA is presented. The accelerator is designed interactively in a simulation environment, using a DSP hardware design automation tool chain. The encoder part of the ...
      • Thumbnail

        Multicore education through simulation 

        Öztürk, Özcan (IEEE, 2009-07)
        This paper presents the experiences using a commercial full system simulation platform - Simics - in a graduate Chip Multiprocessors class. The Simics platform enables students and researchers to do research on computer ...

      Browse

      All of BUIRCommunities & CollectionsTitlesAuthorsAdvisorsBy Issue DateKeywordsTypeDepartmentsCoursesThis CollectionTitlesAuthorsAdvisorsBy Issue DateKeywordsTypeDepartmentsCourses

      My Account

      Login

      Statistics

      View Usage StatisticsView Google Analytics Statistics

      Bilkent University

      If you have trouble accessing this page and need to request an alternate format, contact the site administrator. Phone: (312) 290 2976
      © Bilkent University - Library IT

      Contact Us | Send Feedback | Off-Campus Access | Admin | Privacy