Hardware accelerator design for data centers
IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2015
770 - 775
Item Usage Stats
As the size of available data is increasing, it is becoming inefficient to scale the computational power of traditional systems. To overcome this problem, customized application-specific accelerators are becoming integral parts of modern system on chip (SOC) architectures. In this paper, we summarize existing hardware accelerators for data centers and discuss the techniques to implement and embed them along with the existing SOCs. © 2015 IEEE.
KeywordsApplication specific integrated circuits
Computer aided design
Programmable logic controllers
Integrated circuit design
Published Version (Please cite this version)http://dx.doi.org/10.1109/ICCAD.2015.7372648
Showing items related by title, author, creator and subject.
An FPGA implementation architecture for decoding of polar codes Pamuk, Alptekin (IEEE, 2011)Polar codes are a class of codes versatile enough to achieve the Shannon bound in a large array of source and channel coding problems. For that reason it is important to have efficient implementation architectures for polar ...
JPEG hardware accelerator design for FPGA Duman, Kaan; Çoǧun, Fuat; Öktem, L. (IEEE, 2007)A fully pipelined JPEG hardware accelerator that runs on FPGA is presented. The accelerator is designed interactively in a simulation environment, using a DSP hardware design automation tool chain. The encoder part of the ...
Multicore education through simulation Öztürk, Özcan (IEEE, 2009-07)This paper presents the experiences using a commercial full system simulation platform - Simics - in a graduate Chip Multiprocessors class. The Simics platform enables students and researchers to do research on computer ...