• About
  • Policies
  • What is open access
  • Library
  • Contact
Advanced search
      View Item 
      •   BUIR Home
      • Scholarly Publications
      • Faculty of Engineering
      • Department of Computer Engineering
      • View Item
      •   BUIR Home
      • Scholarly Publications
      • Faculty of Engineering
      • Department of Computer Engineering
      • View Item
      JavaScript is disabled for your browser. Some features of this site may not work without it.

      A heterogeneous memory organization with minimum energy consumption in 3D chip-multiprocessors

      Thumbnail
      View / Download
      548.0 Kb
      Author(s)
      Asad, Arghavan
      Onsori, Salman
      Fathy, M.
      Jahed-Motlagh, M. R.
      Raahemifar, K.
      Date
      2016-05
      Source Title
      IEEE Canadian Conference on Electrical and Computer Engineering (CCECE) 2016
      Publisher
      IEEE
      Language
      English
      Type
      Conference Paper
      Item Usage Stats
      153
      views
      116
      downloads
      Abstract
      Main memories play an important role in overall energy consumption of embedded systems. Using conventional memory technologies in future designs in nanoscale era cause a drastic increase in leakage power consumption and temperature-related problems. Emerging non-volatile memory (NVM) technologies offer many desirable characteristics such as near-zero leakage power, high density and non-volatility. They can significantly mitigate the issue of memory leakage power in future embedded chip-multiprocessor (eCMP) systems. However, they suffer from challenges such as limited write endurance and high write energy consumption which restrict them for adoption in modern memory systems. In this article, we propose a stacked hybrid memory system for 3D chip-multiprocessors to take advantages of both traditional and non-volatile memory technologies. For reaching this target, we present a convex optimization-based model that minimizes the system energy consumption while satisfy endurance constraint in order to design a reliable memory system. Experimental results show that the proposed method improves energy-delay product (EDP) and performance by about 44.8% and 13.8% on average respectively compared with the traditional memory design where single technology is used. © 2016 IEEE.
      Keywords
      Convex-optimization problem
      Dark silicon
      Embedded Chip-Multiprocessor (eCMP)
      Heterogeneous memory system
      Non-Volatile Memory (NVM)
      Adaptive systems
      Convex optimization
      Digital storage
      Embedded systems
      Energy utilization
      Multiprocessing systems
      Nonvolatile storage
      Optimization
      Product design
      Convex optimization problems
      Dark silicons
      Embedded chips
      Heterogeneous memory
      Non-volatile memory
      Data storage equipment
      Permalink
      http://hdl.handle.net/11693/37481
      Published Version (Please cite this version)
      http://dx.doi.org/10.1109/CCECE.2016.7726817
      Collections
      • Department of Computer Engineering 1435
      Show full item record

      Related items

      Showing items related by title, author, creator and subject.

      • Thumbnail

        Using data compression for increasing memory system utilization 

        Ozturk, O.; Kandemir, M.; Irwin, M. J. (Institute of Electrical and Electronics Engineers, 2009-06)
        The memory system presents one of the critical challenges in embedded system design and optimization. This is mainly due to the ever-increasing code complexity of embedded applications and the exponential increase seen in ...
      • Thumbnail

        A high-performance hybrid memory architecture for embedded CMPs using a convex optimization model 

        Onsori, Salman; Asad, Arghavan; Raahemifar, K.; Fathy, M. (IEEE, 2015-11)
        In this article, we present a convex optimization model to design a stacked hybrid memory system for 3D embedded chip-multiprocessors (eCMP). Our convex model optimizes numbers and placement of SRAM and STT-RAM memories ...
      • Thumbnail

        A decoupled local memory allocator 

        Diouf, B.; Hantaş, C.; Cohen, A.; Özturk, Ö.; Palsberg, J. (Association for Computing Machinery, 2013)
        Compilers use software-controlled local memories to provide fast, predictable, and power-efficient access to critical data. We show that the local memory allocation for straight-line, or linearized programs is equivalent ...

      Browse

      All of BUIRCommunities & CollectionsTitlesAuthorsAdvisorsBy Issue DateKeywordsTypeDepartmentsThis CollectionTitlesAuthorsAdvisorsBy Issue DateKeywordsTypeDepartments

      My Account

      LoginRegister

      Statistics

      View Usage StatisticsView Google Analytics Statistics

      Bilkent University

      If you have trouble accessing this page and need to request an alternate format, contact the site administrator. Phone: (312) 290 1771
      © Bilkent University - Library IT

      Contact Us | Send Feedback | Off-Campus Access | Admin | Privacy