Graph analytics accelerators for cognitive systems
Ozdal, M. M.
Institute of Electrical and Electronics Engineers
42 - 51
MetadataShow full item record
Please cite this item using this persistent URLhttp://hdl.handle.net/11693/37114
Hardware accelerators are known to be performance and power efficient. This article focuses on accelerator design for graph analytics applications, which are commonly used kernels for cognitive systems. The authors propose a templatized architecture that is specifically optimized for vertex-centric graph applications with irregular memory access patterns, asynchronous execution, and asymmetric convergence. The proposed architecture addresses the limitations of existing CPU and GPU systems while providing a customizable template. The authors' experiments show that the generated accelerators can outperform a high-end CPU system with up to 3 times better performance and 65 times better power efficiency. © 1981-2012 IEEE.