2-nm laser-synthesized Si nanoparticles for low-power charge trapping memory devices
Okyay, A., K.
14th IEEE International Conference on Nanotechnology, IEEE-NANO 2014
Institute of Electrical and Electronics Engineers Inc.
505 - 509
MetadataShow full item record
Please cite this item using this persistent URLhttp://hdl.handle.net/11693/28696
In this work, the effect of embedding Silicon Nanoparticles (Si-NPs) in ZnO based charge trapping memory devices is studied. Si-NPs are fabricated by laser ablation of a silicon wafer in deionized water followed by sonication and filtration. The active layer of the memory was deposited by Atomic Layer Deposition (ALD) and spin coating technique was used to deliver the Si-NPs across the sample. The nanoparticles provided a good retention of charges (>10 years) in the memory cells and allowed for a large threshold voltage (Vt) shift (3.4 V) at reduced programming voltages (1 V). The addition of ZnO to the charge trapping media enhanced the electric field across the tunnel oxide and allowed for larger memory window at lower operating voltages. © 2014 IEEE.
- Conference Paper 2294