An efficient computation model for coarse grained reconfigurable architectures and its applications to a reconfigurable computer
Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors, ASAP 2010
289 - 292
Item Usage Stats
The mapping of high level applications onto the coarse grained reconfigurable architectures (CGRA) are usually performed manually by using graphical tools or when automatic compilation is used, some restrictions are imposed to the high level code. Since high level applications do not contain parallelism explicitly, mapping the application directly to CGRA is very difficult. In this paper, we present a middle level Language for Reconfigurable Computing (LRC). LRC is similar to assembly languages of microprocessors, with the difference that parallelism can be coded in LRC. LRC is an efficient language for describing control data flow graphs. Several applications such as FIR, multirate, multichannel filtering, FFT, 2D-IDCT, Viterbi decoding, UMTS and CCSDC turbo decoding, Wimax LDPC decoding are coded in LRC and mapped to the Bilkent Reconfigurable Computer with a performance (in terms of cycle count) close to that of ASIC implementations. The applicability of the computation model to a CGRA having low cost interconnection network has been validated by using placement and routing algorithms. © 2010 IEEE.
KeywordsCoarse grained reconfigurable architectures
Coarse grained reconfigurable architecture
Control data flow graphs
High level applications
Placement and routing
Data flow analysis
Published Version (Please cite this version)http://dx.doi.org/10.1109/ASAP.2010.5541009
Showing items related by title, author, creator and subject.
Atak, Oğuzhan (Bilkent University, 2012)In this thesis, we present BilRC (Bilkent Reconfigurable Computer), a new coarse-grained reconfigurable architecture. The distinguishing feature of BilRC is its novel execution-triggering computation model which allows ...
Atak, O.; Atalar, Abdullah (IEEE, 2013-07)We present Bilkent reconfigurable computer (BilRC), a new coarse-grained reconfigurable architecture (CGRA) employing an execution-triggering mechanism. A control data flow graph language is presented for mapping the ...
Yeşil, Şerif; Özdal, Muhammet Mustafa; Kim, T.; Ayupov, A.; Burns, S.; Öztürk, Özcan. (IEEE, 2016-11)As the size of available data is increasing, it is becoming inefficient to scale the computational power of traditional systems. To overcome this problem, customized application-specific accelerators are becoming integral ...