Nonlinear equivalent circuit model for circular CMUTs in uncollapsed and collapsed mode
IEEE International Ultrasonics Symposium, IUS
987 - 990
Item Usage Stats
MetadataShow full item record
An equivalent electrical circuit model valid for collapsed mode operation of CMUT is described. The across and through variables of the circuit model are chosen to be rms force and rms displacement over the surface of the CMUT membrane. The relation between rms displacement and applied voltage is obtained through analytical calculations utilizing the exact force distribution. The radiation impedance of collapsed mode CMUT is included as a load impedance in the circuit model. The resulting equivalent circuit is merged with uncollapsed mode model, to obtain a simulation tool that covers the whole operation range of CMUT. © 2012 IEEE.
Equivalent electrical circuit model
Nonlinear equivalent circuit
Permalink (Please cite this version)http://hdl.handle.net/11693/28106
Showing items related by title, author, creator and subject.
Transient analysis of nonlinear circuits by combining asymptotic waveform evaluation with volterra series Celik, M.; Atalar, Abdullah; Tan, M. A. (Institute of Electrical and Electronics Engineers, 1995-08)A new method is proposed for the transient analysis of circuits with large number of linear lumped elements and lossy coupled transmission lines, and with few mildly nonlinear terminations. The method combines the ...
Oğuz, H. K.; Atalar, Abdullah; Köymen, H. (IEEE, 2013)Capacitive micromachined ultrasonic transducers (CMUTs) are usually composed of large arrays of closely packed cells. In this work, we use an equivalent circuit model to analyze CMUT arrays with multiple cells. We study ...
A Wired-AND Current-Mode Logic Circuit Technique in CMOS for Low-Voltage, High-Speed and Mixed-Signal VLSIC Ungan I.E.; Aşkar, M. (1997)A wired-AND current-mode logic (WCML) circuit technique in CMOS technology for low-voltage and high-speed VLSI circuits is proposed, and a WCML cell library is developed using standard 0.8 micron CMOS process. The proposed ...