Fault-tolerant irregular topology design method for network-on-chips
Please cite this item using this persistent URLhttp://hdl.handle.net/11693/27607
Proceedings - 2014 17th Euromicro Conference on Digital System Design, DSD 2014
- Conference Paper 
Institute of Electrical and Electronics Engineers Inc.
As the technology sizes of integrated circuits (ICs) scale down rapidly, current transistor densities on chips dramatically increase. While nanometer feature sizes allow denser chip designs in each technology generation, fabricated ICs become more susceptible to wear-outs, causing operation failure. Even a single link failure within an on-chip fabric can halt communication between application blocks, which makes the entire chip useless. In this study, we aim to make faulty chips designed with Network-on-Chip (NoC) communication usable. Specifically, we present a fault-tolerant irregular topology generation method for application specific NoC designs. Designed NoC topology allows a different routing path if there is a link failure on the default routing. We compare fault-tolerant topologies with regular fault-tolerant ring topologies, and non-fault-tolerant application specific irregular topologies on energy consumption, performance, and area using multimedia benchmarks and custom-generated graphs. © 2014 IEEE.
Showing items related by title, author, creator and subject.
A distributed fault-tolerant topology control algorithm for heterogeneous wireless sensor networks Bagci H.; Korpeoglu I.; Yazici, A. (IEEE Computer Society, 2015)This paper introduces a distributed fault-tolerant topology control algorithm, called the Disjoint Path Vector (DPV), for heterogeneous wireless sensor networks composed of a large number of sensor nodes with limited energy ...
Tosun, S.; Ajabshir V.B.; Mercanoglu O.; Ozturk O. (Institute of Electrical and Electronics Engineers Inc., 2015)As the technology sizes of integrated circuits (ICs) scale down rapidly, current transistor densities on chips dramatically increase. While nanometer feature sizes allow denser chip designs in each technology generation, ...
Sözer H.; Tekinerdoǧan, B.; Akşit, M. (2013)The increasing size and complexity of software systems has led to an amplified number of potential failures and as such makes it harder to ensure software reliability. Since it is usually hard to prevent all the failures, ...