• About
  • Policies
  • What is openaccess
  • Library
  • Contact
Advanced search
      View Item 
      •   BUIR Home
      • Scholarly Publications
      • Faculty of Engineering
      • Department of Computer Engineering
      • View Item
      •   BUIR Home
      • Scholarly Publications
      • Faculty of Engineering
      • Department of Computer Engineering
      • View Item
      JavaScript is disabled for your browser. Some features of this site may not work without it.

      Fault-tolerant irregular topology design method for network-on-chips

      Thumbnail
      View / Download
      184.3 Kb
      Author
      Tosun, S.
      Ajabshir V.B.
      Mercanoglu O.
      Öztürk, Özcan
      Date
      2014
      Source Title
      2014 17th Euromicro Conference on Digital System Design
      Publisher
      IEEE
      Pages
      631 - 634
      Language
      English
      Type
      Conference Paper
      Item Usage Stats
      141
      views
      110
      downloads
      Abstract
      As the technology sizes of integrated circuits (ICs) scale down rapidly, current transistor densities on chips dramatically increase. While nanometer feature sizes allow denser chip designs in each technology generation, fabricated ICs become more susceptible to wear-outs, causing operation failure. Even a single link failure within an on-chip fabric can halt communication between application blocks, which makes the entire chip useless. In this study, we aim to make faulty chips designed with Network-on-Chip (NoC) communication usable. Specifically, we present a fault-tolerant irregular topology generation method for application specific NoC designs. Designed NoC topology allows a different routing path if there is a link failure on the default routing. We compare fault-tolerant topologies with regular fault-tolerant ring topologies, and non-fault-tolerant application specific irregular topologies on energy consumption, performance, and area using multimedia benchmarks and custom-generated graphs. © 2014 IEEE.
      Keywords
      Energy
      Fault tolerance
      Network-on-Chip
      Topology
      Benchmarking
      Design
      Distributed computer systems
      Energy utilization
      Fault tolerance
      Fault tolerant computer systems
      Microprocessor chips
      Network-on-chip
      Routers
      Servers
      Topology
      VLSI circuits
      Application specific
      Energy
      Fault-tolerant applications
      Integrated circuits (ICs)
      Irregular topology
      Multimedia benchmarks
      Network-on-chip(NoC)
      Single-link failures
      Integrated circuit design
      Permalink
      http://hdl.handle.net/11693/27607
      Published Version (Please cite this version)
      http://dx.doi.org/10.1109/DSD.2014.13
      Collections
      • Department of Computer Engineering 1368
      Show full item record

      Related items

      Showing items related by title, author, creator and subject.

      • Thumbnail

        FPGA implementation of a fault-tolerant application-specific NoC design 

        Yeşil, Şerif; Tosun, S.; Öztürk, Özcan (IEEE, 2016-04)
        Today's integrated circuits are more susceptible to permanent link failures than before as a result of diminishing technology sizes. Even a single link failure can make an entire chip useless. Single link failure problem ...
      • Thumbnail

        An adaptive, energy-aware and distributed fault-tolerant topology-control algorithm for heterogeneous wireless sensor networks 

        Deniz, F.; Bagci, H.; Korpeoglu, I.; Yazıcı A. (Elsevier BV, 2016)
        This paper introduces an adaptive, energy-aware and distributed fault-tolerant topology-control algorithm, namely the Adaptive Disjoint Path Vector (ADPV) algorithm, for heterogeneous wireless sensor networks. In this ...
      • Thumbnail

        Distributed interactive video system design and analysis 

        Wu, Tsong-Ho; Korpeoglu, I.; Cheng, Bo-Chao (Institute of Electrical and Electronics Engineers, 1997)
        The interactive video (IV) market has been expected to capture a significant share of the huge potential revenues to be generated by the business and residential markets. The level of revenues generated depends on the ...

      Browse

      All of BUIRCommunities & CollectionsTitlesAuthorsAdvisorsBy Issue DateKeywordsTypeDepartmentsThis CollectionTitlesAuthorsAdvisorsBy Issue DateKeywordsTypeDepartments

      My Account

      Login

      Statistics

      View Usage StatisticsView Google Analytics Statistics

      Bilkent University

      If you have trouble accessing this page and need to request an alternate format, contact the site administrator. Phone: (312) 290 1771
      Copyright © Bilkent University - Library IT

      Contact Us | Send Feedback | Off-Campus Access | Admin | Privacy