Thin-film ZnO charge-trapping memory cell grown in a single ALD step
Oruc, F. B.
Okyay, A. K.
IEEE Electron Device Letters
Institute of Electrical and Electronics Engineers
1714 - 1716
MetadataShow full item record
Please cite this item using this persistent URLhttp://hdl.handle.net/11693/21253
A thin-film ZnO-based single-transistor memory cell with a gate stack deposited in a single atomic layer deposition step is demonstrated. Thin-film ZnO is used as channel material and charge-trapping layer for the first time. The extracted mobility and subthreshold slope of the thin-film device are 23 cm2/V · s and 720 mV/dec, respectively. The memory effect is verified by a 2.35-V hysteresis in the $I\rm drain- $V\rm gate curve. Physics-based TCAD simulations show very good agreement with the experimental results providing insight to the charge-trapping physics.
Showing items related by title, author, creator and subject.
Ozturk, O.; Kandemir, M.; Irwin, M. J. (Institute of Electrical and Electronics Engineers, 2009-06)The memory system presents one of the critical challenges in embedded system design and optimization. This is mainly due to the ever-increasing code complexity of embedded applications and the exponential increase seen in ...
Onsori S.; Asad A.; Raahemifar K.; Fathy M. (Institute of Electrical and Electronics Engineers Inc., 2016)In this article, we present a convex optimization model to design a stacked hybrid memory system for 3D embedded chip-multiprocessors (eCMP). Our convex model optimizes numbers and placement of SRAM and STT-RAM memories ...
Hybrid stacked memory architecture for energy efficient embedded chip-multiprocessors based on compiler directed approach Onsori S.; Asad A.; Ozturk O.; Fathy M. (Institute of Electrical and Electronics Engineers Inc., 2016)Energy consumption becomes the most critical limitation on the performance of nowadays embedded system designs. On-chip memories due to major contribution in overall system energy consumption are always significant issue ...