Browsing by Keywords "Three-dimensional (3D) integrated circuits"
Now showing items 1-1 of 1
-
Energy reduction in 3D NoCs through communication optimization
(Springer Wien, 2015)Network-on-Chip (NoC) architectures and three-dimensional (3D) integrated circuits have been introduced as attractive options for overcoming the barriers in interconnect scaling while increasing the number of cores. Combining ...