Now showing items 1-1 of 1

    • JPEG hardware accelerator design for FPGA 

      Duman, K.; Çoǧun F.; Öktem L. (2007)
      A fully pipelined JPEG hardware accelerator that runs on FPGA is presented. The accelerator is designed interactively in a simulation environment, using a DSP hardware design automation tool chain. The encoder part of the ...