Yeşil, ŞerifTosun, S.Öztürk, Özcan2018-04-122018-04-122016-04http://hdl.handle.net/11693/37752Date of Conference: 12-14 April 2016Conference name: 2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS)Today's integrated circuits are more susceptible to permanent link failures than before as a result of diminishing technology sizes. Even a single link failure can make an entire chip useless. Single link failure problem is fatal to application-specific Network-on-Chip (NoC) designs as well if they cannot tolerate such failures. One solution to this problem can be having alternative routing options on the network for each communicating pair. In this study, we present an FPGA implementation of such a method for application-specific NoCs. This method adds additional network resources to the non-fault-tolerant design in an attempt to make it fault-tolerant. We show the effects of the presented fault-tolerant method on an FPGA implementation of Mp3 encoder based on energy consumption and area increase against non-fault-tolerant case. © 2016 IEEE.EnglishDesignEnergy utilizationFault toleranceField programmable gate arrays (FPGA)Integrated controlNanotechnologyNetwork-on-chipReconfigurable hardwareRoutersTelecommunication linksApplication specificApplication specific network on chipFault tolerant designFault-tolerant applicationsFault-tolerant methodFPGA implementationsNetwork resourceSingle-link failuresIntegrated circuit designConference Paper10.1109/DTIS.2016.7483876