Demiriz, A.Bagherzadeh, N.Ozturk, O.2016-02-082016-02-0820140045-7906http://hdl.handle.net/11693/25080This paper discusses heterogeneous Network-on-Chip (NoC) design from a Constraint Programming (CP) perspective and extends the formulation to solving Voltage-Frequency Island (VFI) problem. In general, VFI is a superior design alternative in terms of thermal constraints, power consumption as well as performance considerations. Given a Communication Task Graph (CTG) and subsequent task assignments for cores, cores are allocated to the best possible places on the chip in the first stage to minimize the overall communication cost among cores. We then solve the application scheduling problem to determine the optimum core types from a list of technological alternatives and to minimize the makespan. Moreover, an elegant CP model is proposed to solve VFI problem by mapping and grouping cores at the same time with scheduling the computation tasks as a limited capacity resource allocation model. The paper reports results based on real benchmark datasets from the literature.EnglishApplication mappingConstraint programmingHeterogeneous network-on-chipSchedulingVoltage-frequency islandComputer programmingComputer systems programmingConstraint theoryEmbedded systemsHeterogeneous networksMappingNetwork-on-chipProblem solvingRoutersServersVLSI circuitsApplication mappingApplication schedulingCommunication costDesign alternativesTechnological alternativesThermal constraintsIntegrated circuit designArticle10.1016/j.compeleceng.2014.08.005