Reconfigurable hardened latch and flip-flop for FPGAs
Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI
IEEE Computer Society
433 - 438
Item Usage Stats
MetadataShow full item record
In this paper, we propose Joint Latch (JLatch) and Joint Flip-Flop (JFF), two novel reconfigurable structures which bring the reconfigurability of reliability to user latches and flip-flops (FFs) in reconfigurable devices such as FPGAs. Specifically, we implement two reconfigurable storage elements that exploit a trade-off between reliability and amount of available resources. In fault prone conditions, JLatch (or JFF) is configured in such a way that four pre-selected normal static latches (or FFs) are combined together at circuit level to form one hardened storage cell. Solution focuses on transient faults such as soft errors, where we show that critical charge is increased by at least three orders of magnitude (1000X) to practically bring immunity against any Single Event Upset (SEU). If four latches inside an FPGA logic block are far enough, it can effectively cope with Multiple Bit Upsets (MBUs) as well. Additionally, provided that special transistor sizing is applied (only necessary for some latch structures), JLatch and JFF take advantage of a novel self-correcting technique to correct any single fault immediately. Our solution provides reconfigurability of reliability with negligible performance and area overhead with only one (two) extra transistor(s) per latch (FF). The delay of this technique is less than the delay of conventional TMR (Triple Modular Redundancy) technique with a majority voter at output. © 2017 IEEE.
Computer control systems
Economic and social effects
Fault tolerant computer systems
Field programmable gate arrays (FPGA)
Multiple bit upset
Single event upsets
Three orders of magnitude
Triple modular redundancy
Published Version (Please cite this version)http://dx.doi.org/10.1109/ISVLSI.2017.82
Showing items related by title, author, creator and subject.
An efficient computation model for coarse grained reconfigurable architectures and its applications to a reconfigurable computer Atak O.; Atalar, Abdullah (2010)The mapping of high level applications onto the coarse grained reconfigurable architectures (CGRA) are usually performed manually by using graphical tools or when automatic compilation is used, some restrictions are imposed ...
Three dimensional microfabricated broadband patch and multifunction reconfigurable antennae for 60 GHz applications Hünerli H. V.; Mopidevi, H.; Cağatay, E.; Imbert, M.; Romeu, J.; Jofre, L.; Çetiner, B. A.; Bıyıklı, Necmi (IEEE, 2015-04)In this paper we present two antenna designs capable of covering the IEEE 802.11ad (WiGig) frequency band (57-66 GHz and 59-66 GHz respectively). The work below reports the design, microfabrication and characterization of ...
Damgaci, Y.; Cagatay, E.; Biyikli, N.; Cetiner, B. A. (Institute of Electrical and Electronics Engineers Inc., 2014)Usage of fluids (microfluidic or otherwise) in antennas provides a conceptually easy reconfiguration mechanism in the aspect of physical alteration. However, a requirement of pumps, valves, etc. for liquid transportation ...