• About
  • Policies
  • What is open access
  • Library
  • Contact
Advanced search
      Search 
      •   BUIR Home
      • Scholarly Publications
      • Search
      •   BUIR Home
      • Scholarly Publications
      • Search
      JavaScript is disabled for your browser. Some features of this site may not work without it.

      Search

      Show Advanced FiltersHide Advanced Filters

      Filters

      Use filters to refine the search results.

      Now showing items 1-4 of 4

      • Sort Options:
      • Relevance
      • Title Asc
      • Title Desc
      • Issue Date Asc
      • Issue Date Desc
      • Results Per Page:
      • 5
      • 10
      • 20
      • 40
      • 60
      • 80
      • 100
      Thumbnail

      Code scheduling for optimizing parallelism and data locality 

      Yemliha, T.; Kandemir, M.; Öztürk, Özcan; Kultursay, E.; Muralidhara, S. P. (Springer, 2010-08-09)
      As chip multiprocessors proliferate, programming support for these devices is likely to receive a lot of attention in the near future. Parallelism and data locality are two critical issues in a chip multiprocessor environment. ...
      Thumbnail

      An ILP formulation for application mapping onto Network-on-Chips 

      Tosun, S.; Öztürk, Özcan; Ozen, M. (IEEE, 2009)
      Ever shrinking technologies in VLSI era made it possible to place several modules onto a single die. However, the need for the new communication methods has also increased dramatically since traditional bus-based systems ...
      Thumbnail

      Optimizing shared cache behavior of chip multiprocessors 

      Kandemir, M.; Muralidhara, S. P.; Narayanan, S. H. K.; Zhang, Y.; Öztürk, Özcan (ACM, 2009-12)
      One of the critical problems associated with emerging chip multiprocessors (CMPs) is the management of on-chip shared cache space. Unfortunately, single processor centric data locality optimization schemes may not work ...
      Thumbnail

      Slicing based code parallelization for minimizing inter-processor communication 

      Kandemir, M.; Zhang, Y.; Muralidhara, S. P.; Öztürk, Özcan; Narayanan, S. H. K. (ACM, 2009-10)
      One of the critical problems in distributed memory multi-core architectures is scalable parallelization that minimizes inter-processor communication. Using the concept of iteration space slicing, this paper presents a new ...

      Browse

      All of BUIRCommunities & CollectionsTitlesAuthorsAdvisorsBy Issue DateKeywordsTypeDepartmentsCoursesThis CommunityTitlesAuthorsAdvisorsBy Issue DateKeywordsTypeDepartmentsCourses

      My Account

      Login

      Discover

      Author
      Öztürk, Özcan (4)
      Kandemir, M. (3)Muralidhara, S. P. (3)Narayanan, S. H. K. (2)Zhang, Y. (2)Kultursay, E. (1)Ozen, M. (1)Tosun, S. (1)Yemliha, T. (1)Keywords
      Optimization (4)
      Microprocessor chips (3)Program compilers (3)Integer programming (2)Multiprocessing systems (2)Parallelizations (2)Algorithm (1)Application codes (1)Application mapping (1)Application specific integrated circuits (1)... View MoreDate Issued2009 (3)2010 (1)Type
      Conference Paper (4)
      Has File(s)Yes (4)

      Bilkent University

      If you have trouble accessing this page and need to request an alternate format, contact the site administrator. Phone: (312) 290 2976
      © Bilkent University - Library IT

      Contact Us | Send Feedback | Off-Campus Access | Admin | Privacy