

Normally-off p-GaN gate InAlN/GaN HEMTs grown on silicon substrates

Melisa Ekin Gulseren^{1,2}, Berkay Bozok^{1,2}, Gokhan Kurt², Omer Ahmet Kayal², Mustafa Ozturk², Sertac Ural², Bayram Butun², Ekmel Ozbay^{1,2,3,4}

¹ Department of Electrical and Electronics Engineering, Bilkent University, 06800 Ankara, Turkey

² Nanotechnology Research Center, Bilkent University, 06800 Ankara, Turkey

³ UNAM-Institute of Materials Science and Nanotechnology, Bilkent University, 06800 Ankara, Turkey

⁴ Department of Physics, Bilkent University, 06800 Ankara, Turkey

ABSTRACT

A normally-off InAlN/GaN high electron mobility transistor (HEMT) on Si substrate with a p-GaN gate is reported. Devices are fabricated on two different epitaxial structures, one containing a high resistive GaN buffer layer and one containing an AlGaIn back-barrier, and the threshold voltage, drain current density, and buffer leakage current are compared. With the epitaxial structure containing a high resistive GaN layer, normally-off operation with a threshold voltage of +0.5 V is achieved. The threshold voltage is further increased to +2 V with the AlGaIn back-barrier, and the buffer leakage current was improved by over an order of magnitude.

Keywords: back-barrier, buffer leakage, GaN, high-electron-mobility transistors (HEMTs), InAlN, normally-off, p-GaN gate

1. INTRODUCTION

GaN-based high electron mobility transistors (HEMTs) are widely popular for high-power and high-frequency devices in many defense and commercial applications owing to their wide bandgap, high electron saturation velocity, high breakdown field, large polarization, and high two-dimensional electron gas (2DEG) density¹⁻³. Lattice matched InAlN/GaN heterostructures have the advantages of higher 2DEG density due to higher spontaneous polarization fields, less strain and less crystal defects compared to the AlGaIn/GaN counterpart and are thus promising candidates for power and RF device applications⁴⁻⁸. GaN-based HEMTs are inherently normally-on devices; in many power electronics applications, such as in switching applications, normally-off operation is preferred for security, reliability, and compatibility reasons. Various different approaches, such as a gate recess, fluorine treatment, p-type gate, and thin AlGaIn barrier have been demonstrated to obtain normally-off HEMTs for AlGaIn/GaN based devices⁹⁻¹³. Similarly, using fluorine treatment, gate recess, and ultrathin (e.g. 2 nm) InAlN barrier layers InAlN/GaN enhancement mode HEMTs have been realized¹⁴⁻¹⁶.

In the p-type gate approach, a p-(Al)GaN layer acts to lift up the conduction band above the Fermi level, resulting in the depletion of the 2DEG channel by the p-n junction even in the absence of an external applied bias. This method is utilized in commercially available normally-off GaN HEMT devices. The p-type gate method has the advantage of controllability of the threshold voltage, also, it is a reliable method. The disadvantages are that the obtainable threshold voltages are relatively low and the gate leakage is larger. An AlGaIn back-barrier can further improve these characteristics through increasing the threshold voltage by acting as a virtual p-type doping and mitigating the buffer leakage current by providing effective confinement of the electrons in the 2DEG region¹⁷.

This study aims to achieve normally-off operation in InAlN/GaN HEMTs by utilizing a p-GaN gate. The effects of an AlGaIn back-barrier on these normally-off devices are investigated. Devices are fabricated on two different epitaxial structures, one containing a high resistive GaN layer and one containing an AlGaIn back-barrier. The AlGaIn back-barrier serves to further increase the threshold voltage by acting as virtual p-type doping, and to mitigate the buffer leakage current. A threshold voltage of +0.5 V is achieved from the epitaxial structure with the high resistive GaN layer.

This threshold voltage increases to +2 V with the addition of the AlGaN back-barrier. The AlGaN back-barrier suppresses the buffer leakage current by five orders of magnitude.

2. DESIGN OF DEVICE AND EPITAXY

Using a 2D self-consistent Poisson-Schrödinger solver (Silvaco Atlas)¹⁸, the energy band diagrams were simulated in order to gain insight into the achievable threshold voltages and understand the physical mechanism of the AlGaN back-barrier. A simplified structure consisting of a 20 nm p-GaN layer, $\text{In}_{0.17}\text{Al}_{0.83}\text{N}$ barrier layer, GaN channel layer and an AlGaN back-barrier was used in the simulations. A 2DEG sheet carrier density of $2 \times 10^{13} \text{ cm}^{-2}$ was assumed according to typical values in the literature. Uniform doping with a density of $3.0 \times 10^{17} \text{ cm}^{-3}$ was assumed for the p-GaN layer. Various barrier layer thicknesses and AlGaN back-barrier Al-concentrations were tested. The obtained band diagrams are shown in Fig. 1 and Fig. 2. The conduction band diagrams for the p-GaN/InAlN/GaN structure in the gate region with and without the AlGaN back-barrier are given in Fig. 1(a) for three different InAlN barrier thicknesses (6 nm, 8 nm, 10 nm) and in Fig. 1(b) for three different $\text{Al}_x\text{Ga}_{1-x}\text{N}$ back-barrier concentrations ($x = 0.05, 0.10, 0.15$) for a barrier thickness of 8 nm. Fermi carrier statistics, concentration dependent recombination models, direct transition of three carriers, and separate low field mobility models for electron and holes were used. The use of a p-GaN gate causes the depletion of the channel under the gate region in the absence of a gate bias through raising the conduction band and enables normally-off operation. According to the simulation results, a threshold voltage in the range of 0.5-2 V is expected for the varying barrier thicknesses for the p-GaN/InAlN/GaN structure. For the p-GaN/InAlN/GaN/AlGaN structure a threshold voltage in the range of 1-2.3 V is expected for the varying Al content of the AlGaN back-barrier.

The AlGaN back-barrier acts in a similar manner and in the enhancement of the p-GaN gate, further lifting the conduction band above the Fermi level to deplete the 2DEG. Due to the conduction band notch at the interface with the GaN channel, electrons are better confined in the 2DEG region, thereby leading to the suppression of the buffer current. However, the steep slope of the conduction band caused by Al-content in the buffer leads to decreased electron population in the channel.




Figure 1. Simulated energy band structure for the structure a) without and b) with AlGaN back-barrier in the gate region.

The simulated band diagrams of the p-GaN/InAlN/GaN structures without and with the AlGaN back-barrier in the gate region under applied gate voltage are shown in Figure 2. Due to the p-GaN layer, the 2DEG is depleted under equilibrium conditions and begins to form when a gate bias is applied. The 2DEG begins to form at higher gate biases compared to the standard structure for the structure with the AlGaN back-barrier, thus a higher threshold voltage is achievable.




Figure 2. Simulated band structure in the gate region under equilibrium (red) and gate bias (green) conditions for the structure a) without and b) with AlGaN back-barrier.

3. DEVICE STRUCTURE AND FABRICATION

The epitaxial structures used in the fabrication of the devices are shown in Figure 3. Two E-mode epitaxial HEMT structures (Figure 3) were grown on 100 mm (111) silicon wafer with resistivity higher than 10 k Ω ·cm. The HEMT structures begin with a 300 nm AlN nucleation layer, followed by AlGaN strain managing layer stack, 1100 nm high resistive GaN buffer, and a 130 nm high mobility channel GaN grown at 350 mbar. The first epitaxial structure contains a high resistive GaN layer before the GaN channel, which is replaced with a 1200 nm low Al content $\text{Al}_{0.06}\text{Ga}_{0.94}\text{N}$ back-barrier in the second structure. A 1-2 nm AlN spacer was grown prior to the 8 nm InAlN barrier and epitaxial growth was completed with 20 nm Mg-doped GaN capping layer with the hole concentration of approximately 3.0×10^{17} cm $^{-3}$. Using XRD fitting, the indium content of the InAlN layer extracted from was found to be 0.17. Finally, for the activation of the Mg acceptors, the wafers were annealed in an N_2 +Air mixture at 830°C for 15 minutes.




Figure 3. a) p-GaN/InAlN/GaN and b) p-GaN/InAlN/GaN/AlGaN epitaxial structures studied.

Figure 4 shows a cross section view, micrograph and SEM image of the fabricated devices. The first step of the device fabrication was to pattern and dry etch the p-GaN layer in the drain and source regions with inductively-coupled plasma reactive ion etching (ICP-RIE). Ohmic contact metallization was done using Ti/Al/Ni/Au. Annealing was done for 30 s at 875°C under N_2 ambient. Mesa isolation was performed using BCl_3/Cl_2 gas mixture in an ICP-RIE system. Ni/Au gate electrodes and subsequently Ti/Au contact pads were deposited with e-beam evaporation. The p-GaN layer in the

access regions was then etched away using ICP-RIE in 5-nm increments. Selective etch of p-GaN over InAlN, with a selectivity between 6 and 13.5, was achieved using BCl_3 gas at an ICP power of 100 W and RF power 30 W. Device fabrication was completed with the deposition of 200 nm SiN using plasma enhanced chemical vapor deposition (PECVD) for surface passivation. The gate length, L_G , is 1.5 μm , and the gate width, W_G , is 100 μm . The source-to-gate, L_{SG} , and the gate-to-drain, L_{DG} , spacings are 1.75 μm .




Figure 4. a) Cross sectional representation of the measured devices, b) optical micrograph and c) SEM image of the fabricated devices.

4. RESULTS AND DISCUSSION

4.1 Electrical Characterization

DC characterization was carried out using a Keysight B1500A Semiconductor Device Parameter Analyzer. Figure 5 shows the transfer characteristics as a function of gate bias at a drain bias of $V_d = 10$ V for the devices without and with an AlGaIn back-barrier layer. Measurements were taken before the p-GaN layer in the access regions was etched, after the p-GaN was etched, and after SiN deposition. In Fig. 5(a), it can be seen that a significant amount of leakage current is present for negative gate biases. This current decreases after the p-GaN in the access region is etched and after SiN passivation. This leakage current is attributed to buffer leakage, surface defects, and conduction from the p-GaN surface in the case before the access region p-GaN is etched. With the etching of the p-GaN in the access regions, leakage from the conduction at the surface is suppressed; with the SiN passivation, the leakage from the surface defects is suppressed and only the buffer leakage remains. This remaining leakage current is suppressed by the AlGaIn back-barrier, as shown in Fig. 5(b). With the p-GaN etch and SiN passivation, the transconductance of the devices also increases. The threshold voltages for the devices with and without an AlGaIn back-barrier after SiN passivation are obtained as 0.5 V and 2 V, respectively, using the extrapolation of the current at the maximum linear slope. In the case of Fig. 5(a), where large leakage current is present for negative gate biases, in the bias range where the transistor is accepted to be “off”, V_{th} is located at the intersection of the extrapolated leakage current and the linear extrapolation of the I_d - V_g curve.




Figure 5. Measured transfer characteristics of the p-GaN/InAlN/GaN HEMT a) without and b) with an AlGaIn back-barrier.

The output characteristics of the fabricated devices on the two heterostructures are shown in Fig. 6. Similarly to the transfer characteristic measurements, the devices were measured before the p-GaN etch, after the p-GaN etch, and after SiN passivation. An increase in the drain current was observed at each step. A drain current of 30 mA/mm is obtained at $V_g = 5$ V for the SiN passivated device without the back-barrier. For the SiN passivated device with the AlGaIn back-barrier, a drain current of 2.2 mA/mm at $V_g = 5$ V was obtained, corresponding to an order of magnitude decrease from the standard device. The AlGaIn back-barrier leads to a lower sheet carrier density and therefore higher threshold voltage and lower drain current density. The decreased current in the device with the back-barrier is a result of the higher threshold voltage and mainly the lower sheet charge density. In the standard device, Fig. 6(a), the output characteristics show signs of buffer leakage. The upward slope in the drain current seen in Figure 6(a) and the suppression of this slope in Fig. 6(b) demonstrates that the AlGaIn back-barrier is effective in mitigating the buffer leakage current.




Figure 6. Measured output characteristics of the p-GaN/InAlN/GaN HEMT a) without and b) with an AlGaIn back-barrier.

The presented HEMTs in their current state show poor performance in terms of driving current and off-state leakage performance. This may evoke a false notion that p-GaN concept is inappropriate for InAlN/GaN-based devices, however, the reason for the poor performance is unoptimized epitaxy and processing. The obtained drain current density is lower than what can be achieved with the InAlN/GaN¹⁹⁻²¹, owing to the trade-off in the annealing temperature for Ti/Al/Ni/Au Ohmic contacts between achieving low contact resistance and the degradation of the channels sheet resistance²². For Ti/Al/Ni/Au Ohmic contact metallization, the Ohmic contact resistance has been shown to decrease while carrier mobility has been shown to be stable up to annealing temperatures of 850°C, after which a significant degradation of the mobility accompanied by a decrease in sheet carrier density begins to occur²². The off-state leakage is due to poor buffer design in the epitaxy.

4.2 Leakage Characterization




Figure 7. Leakage test structure (inset) and leakage plot.

The leakages of the SiN passivated devices were characterized using leakage test structures (Fig. 7 inset). The test structures consist of source-drain metallization separated by 5 μm with the channel removed in the mesa isolation step. The structure without an AlGaN back-barrier demonstrates leakage starting from the order of mA/mm for the measured voltage range, whereas the structure with an AlGaN back-barrier demonstrates leakage on the order of uA/mm up to 15 V and less than 1 mA/mm up to 35 V. For typical operation voltages of a transistor, an improvement of 5 to 6 orders magnitude in leakage is observed for structures utilizing an AlGaN back-barrier over devices without a back-barrier.

5. CONCLUSION

In summary, we have demonstrated normally-off p-GaN gate HEMTs based on the InAlN/GaN heterostructure and studied the effect of AlGaN back-barriers on the DC characteristics of the said device. A positive threshold voltage of +0.5 V is achieved with the p-GaN/InAlN/GaN structure which further increases to +2 V with the use of an AlGaN back-barrier. In addition, AlGaN back-barrier devices show improved buffer leakage currents by five orders of magnitude. The reduction in drain current observed for structures with AlGaN back-barrier can be compensated by means of introducing an AlN spacer layer between the barrier layer and GaN channel or increasing the Al content of the barrier layer.

ACKNOWLEDGEMENTS

This work is supported by the TUBITAK under Project No. 116F041. One of the authors (E.O.) also acknowledges partial support from the Turkish Academy of Sciences.

REFERENCES

- [1] U. K. Mishra, P. Parikh, and Y.-F. Wu, "AlGaIn/GaN HEMTs—an overview of device operation and applications," *P IEEE* 90(6), 1022-1031 (2002).
- [2] K. J. Chen et al., "GaN-on-Si power technology: Devices and applications," *IEEE T ELECTRON DEV* 64(3), 779-795 (2017).
- [3] J. W. Chung, W. E. Hoke, E. M. Chumbes, and T. Palacios, "AlGaIn/GaN HEMT With 300-GHz f_{max} ," *IEEE ELECTR DEVICE L* 31(3), 195-197 (2010).
- [4] W. Xing et al., "InAlN/GaN HEMTs on Si With High f_T of 250 GHz," *IEEE ELECTR DEVICE L* 39(1), 75-78 (2018).
- [5] G. Dutta, S. Turuvekere, N. Karumuri, N. DasGupta, and A. DasGupta, "Positive shift in threshold voltage for reactive-ion-sputtered Al₂O₃/AlInN/GaN MIS-HEMT," *IEEE ELECTR DEVICE L* 35(11), 1085-1087 (2014).
- [6] K. Jeganathan, M. Shimizu, H. Okumura, Y. Yano, and N. Akutsu, "Lattice-matched InAlN/GaN two-dimensional electron gas with high mobility and sheet carrier density by plasma-assisted molecular beam epitaxy," *J CRYST GROWTH* 304(2), 342-345 (2007).
- [7] J. Kuzmík, "Power electronics on InAlN/(In) GaN: Prospect for a record performance," *IEEE ELECTR DEVICE L* 22(11), 510-512 (2001).
- [8] D. S. Lee, X. Gao, S. Guo, D. Kopp, P. Fay, and T. Palacios, "300-GHz InAlN/GaN HEMTs with InGaIn back barrier," *IEEE ELECTR DEVICE L* 32(11), 1525-1527 (2011).
- [9] W. Saito, Y. Takada, M. Kuraguchi, K. Tsuda, and I. Omura, "Recessed-gate structure approach toward normally off high-voltage AlGaIn/GaN HEMT for power electronics applications," *IEEE T ELECTRON DEV* 53(2), 356-362 (2006).
- [10] Y. Cai, Y. Zhou, K. J. Chen, and K. M. Lau, "High-performance enhancement-mode AlGaIn/GaN HEMTs using fluoride-based plasma treatment," *IEEE ELECTR DEVICE L* 26(7), 435-437 (2005).
- [11] Y. Uemoto et al., "Gate injection transistor (GIT)—A normally-off AlGaIn/GaN power transistor using conductivity modulation," *IEEE T ELECTRON DEV* 54(12), 3393-3399 (2007).
- [12] T. Hashizume et al., "Al₂O₃ insulated-gate structure for AlGaIn/GaN heterostructure field effect transistors having thin AlGaIn barrier layers," *JPN J APPL PHYS* 43(6B), L777 (2004).
- [13] G. Greco, F. Iucolano, and F. Roccaforte, "Review of technology for normally-off HEMTs with p-GaN gate," *MAT SCI SEMICON PROC* (2017).
- [14] Z. Zaidi et al., "Enhancement mode operation in AlInN/GaN (MIS) HEMTs on Si substrates using a fluorine implant," *SEMICON SCI TECH* 30(10), 105007 (2015).
- [15] D. Morgan et al., "Enhancement-mode insulating-gate AlInN/AlN/GaN heterostructure field-effect transistors with threshold voltage in excess of +1.5 V," *APPL PHYS EXPRESS* 4(11), 114101 (2011).
- [16] C. Ostermaier et al., "Ultrathin InAlN/AlN barrier HEMT with high performance in normally off operation," *IEEE ELECTR DEVICE L* 30(10), 1030-1032 (2009).
- [17] O. Kelekci, P. Tasli, S. Cetin, M. Kasap, S. Ozelik, and E. Ozbay, "Investigation of AlInN HEMT structures with different AlGaIn buffer layers grown on sapphire substrates by MOCVD," *CURR APPL PHYS* 12(6), 1600-1605 (2012).
- [18] ATLAS User's Manual, Device Simulation Software, SILVACO Int., Santa Clara, CA, 2015.
- [19] Y. Yue et al., "InAlN/AlN/GaN HEMTs with regrown ohmic contacts and f_T of 370 GHz," *IEEE ELECTR DEVICE L* 33(7), 988-990 (2012).
- [20] R. Wang et al., "Gate-recessed enhancement-mode InAlN/AlN/GaN HEMTs with 1.9-A/mm drain current density and 800-mS/mm transconductance," *IEEE ELECTR DEVICE L* 31(12), 1383-1385 (2010).
- [21] H. Wang, J. W. Chung, X. Gao, S. Guo, and T. Palacios, "Al₂O₃ passivated InAlN/GaN HEMTs on SiC substrate with record current density and transconductance," *PHYS STATUS SOLIDI C* 7(10), 2440-2444 (2010).
- [22] C.-F. Lo et al., "Annealing temperature dependence of Ohmic contact resistance and morphology on InAlN/GaN high electron mobility transistor structures," *J VAC SCI TECHNOL B* 29(2), 021002 (2011).