

# Atomic Layer Deposition for Vertically Integrated ZnO Thin Film Transistors: Toward 3D High Packing Density Thin Film Electronics

Zulkarneyn Sisman,\* Sami Bolat, and Ali K. Okyay\*

We report on the first demonstration of the atomic layer deposition (ALD) based three dimensional (3D) integrated ZnO thin film transistors (TFTs) on rigid substrates. Devices exhibit high on-off ratio ( $\sim 10^6$ ) and high effective mobility ( $\sim 11.8 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ ). It has also been demonstrated that the steps of fabrication result in readily stable electrical characteristics in TFTs, eliminating the need for post-production steps. These results mark the potential of our fabrication method for the semiconducting metal oxide-based vertical-integrated circuits requiring high packing density and high functionality.

by other materials with superior properties, most notably ZnO-based materials.<sup>[3–5]</sup> ZnO is very attractive due its optical and electrical properties, and many ZnO-based high performance devices were demonstrated in the literature.<sup>[6,7]</sup> Moreover, high performance, ALD grown ZnO-based devices at various temperature ranges were shown in previous studies.<sup>[87]</sup> However, many of these studies reported stability issues of ZnO devices.<sup>[6,8]</sup> Furthermore, to the best of our knowledge, there has not been a study on 3D integration of ZnO-based devices.

## 1. Introduction

In conventional-integrated circuits (ICs), active devices are built on a single layer of silicon and different sections of the chip are connected with vertically stacked layers of interconnection wires. Today the scaling of ICs is approaching to its fundamental limits. Furthermore, as the scaling continues the interconnect delay becomes the dominant factor over gate delay.<sup>[1]</sup> To circumvent these bottlenecks, three dimensional (3D) vertical integration of active layers was proposed since it is possible to achieve high packing density, low power, high performance, parallel processing, lower interconnect lengths, and system-on-chip designs.<sup>[1]</sup>

One of the most widely used active semiconductor material in thin film electronics is amorphous silicon (a-Si).<sup>[2]</sup> However, a-Si has low carrier mobility and relatively high thermal budget. Furthermore, absorbance of a-Si in the visible spectrum makes it inadequate for display applications, one of the main market drivers for thin films electronics. Therefore a-Si is being replaced

Herein we report on the first 3D-integrated ALD grown ZnO TFTs with lowest thermal budget to date ( $< 80^\circ \text{C}$ ). The TFTs that are operating in two vertically stacked active layers are shown to be stable and they exhibit high performance. The devices are built on rigid substrates and their performances are investigated. It has been shown that, without any special annealing procedures, we were able to achieve highly stable ZnO TFTs by the combined effect of encapsulation and *in situ* annealing.

## 2. Methods

The fabrication of the proposed TFT structure on rigid substrate (Si) starts with RCA cleaning of the substrate which is followed by a 200 nm  $\text{SiO}_2$  blanket oxide deposition with electron beam (E-Beam) evaporation at room temperature. Highly conductive Si ( $0.001\text{--}0.005 \Omega\text{-cm}$ ) is chosen to function as the bottom gate (BG) of the TFTs in the first active layer. Active area windows are patterned by standard wet HF etching. Next, 21 nm  $\text{Al}_2\text{O}_3$  and 14 nm ZnO deposition follows for forming the gate stack of the BG TFTs using ALD at  $80^\circ \text{C}$ . Trimethylaluminum and diethylzinc are used as Al and Zn precursors, respectively. Whereas milli-Q water is used as oxygen precursor in both growths. Afterwards, channels of the BG TFTs are patterned using inductively coupled reactive ion etching (ICP RIE) with  $\text{BCl}_3$ .<sup>[8]</sup> Then, source and drain contacts of BG TFTs are formed by 100 nm aluminum deposition with thermal evaporation, and a following lift-off process.

Upon the completion of the BG TFTs, several devices were characterized to assess the impact of subsequent processing. To form the second active layer, 14 nm ZnO is deposited, again using ALD at  $80^\circ \text{C}$  by using diethylzinc and milli-Q water as the sources for Zn and O, respectively. Top gate (TG) TFTs are formed by first defining channel layers by  $\text{BCl}_3$ -based ICP RIE

Z. Sisman, S. Bolat, Prof. A. K. Okyay  
Department of Electrical and Electronics  
Engineering, Bilkent University, Cankaya, 06800  
Ankara, Turkey  
E-mail: sisman@ee.bilkent.edu.tr;  
aokyay@stanfordalumni.org

Z. Sisman, S. Bolat, Prof. A. K. Okyay  
UNAM-National Nanotechnology Research  
Center, Bilkent University, Cankaya, 06800 Ankara,  
Turkey

Prof. A. K. Okyay  
Institute of Materials Science and  
Nanotechnology, Bilkent University, Cankaya,  
06800 Ankara, Turkey


 The ORCID identification number(s) for the author(s) of this article can be found under <https://doi.org/10.1002/pssc.201700128>.

DOI: 10.1002/pssc.201700128

etching of ZnO, immediately followed by 21 nm Al<sub>2</sub>O<sub>3</sub> deposited with ALD at 80 °C by using trimethylaluminum as the Al precursor and milli-Q water as the oxygen precursor. Next, 100 nm aluminum top gate deposition is performed with thermal evaporation, and patterned using lift off. At last, contact windows to buried source and drain areas are opened in Al<sub>2</sub>O<sub>3</sub> using BCl<sub>3</sub>-based ICP RIE etching. Overall process was completed exclusively below 80 °C. 3D structural sketch and the SEM image of the completed devices are shown in **Figure 1**.

### 3. Results and Discussion

The transfer and output characteristics of the bottom layer devices on Si substrate are shown in **Figure 2**, where source-to-drain current ( $I_{DS}$ ) is plotted as a function of gate-to-source voltage ( $V_{GS}$ ). All the transfer characterizations in this study are done while drain-to-source voltage ( $V_{DS}$ ) is kept at 1 V.  $I_{ON}/I_{OFF}$  ratio of  $1 \times 10^8$  is measured before the deposition of the second layer on top of the bottom layer devices. After the fabrication of the top layer devices, bottom layer devices are characterized again and  $1 \times 10^6$   $I_{ON}/I_{OFF}$  ratio is measured. It is reported that electrical characteristics of ZnO films, kept at the growth temperature after the deposition, which is called *in situ* annealing, change with time.<sup>[9]</sup> In our fabrication, during the deposition of the second layer, the bottom layer devices are *in situ* annealed. This annealing, in accordance with previous reports, increases the carrier concentration and therefore increases the off current, and lowers the  $I_{ON}/I_{OFF}$  ratio as it can be seen in **Figure 2a**.<sup>[10]</sup> As evident from the plots, the TFTs show n-type enhancement mode operation and clear post pinch-off saturation. The saturation mobility ( $\mu_{sat}$ ) and the threshold voltage ( $V_{TH}$ ) is extracted by fitting a straight line to the plot of  $\sqrt{I_{DS}}$  versus  $V_{GS}$  in the saturation region according to the Eq. (1) which is the drain current equation of a MOSFET in saturation, where




**Figure 2.** Electrical properties of TFTs on silicon substrates (a) bottom layer transfer characteristics. (b) Bottom layer output characteristics. (c) Top layer transfer characteristics. (d) Top layer output characteristics.

channel width ( $W$ ) and channel length ( $L$ ) are both 50  $\mu\text{m}$ , and drain-to-source voltage ( $V_{DS}$ ) is in the saturation regime. To calculate the gate oxide capacitance per unit area ( $C_{OX}$ ), dielectric constant of ALD grown Al<sub>2</sub>O<sub>3</sub>, is acquired from a previous study.<sup>[11]</sup> Extracted  $\mu_{sat}$  is around  $11.8 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  and the extracted  $V_{TH}$  is around 2.66 V.

$$I_{DS} = \left( \frac{C_{ox} \mu_{sat} W}{2L} \right) (V_{GS} - V_{TH})^2 V_{DS} > V_{GS} - V_{TH} \quad (1)$$

To analyze the effect of trapped charges in the operation of the devices, effect of the positive gate bias stress on the threshold voltage is investigated. Right before the stress, the devices are characterized and their threshold voltages are extracted. Then, gate bias is applied for 1000 s to the 21 nm gate dielectric with an effective electric field of  $1.21 \text{ MV cm}^{-1}$ , while source and drain contacts are kept at ground (0 V). Then immediately after stress, the transfer characteristics are measured again and threshold voltages were extracted again. The threshold voltage right after the stress is measured to be 2.67 V which showed a 17 mV (<1% change) increase with the stress. This increase in the threshold voltage is due to the increased number of trapped electrons in the dielectric which screen the applied gate bias and thus increase the threshold. Such a low shift in the  $V_{TH}$  compared to those obtained in the literature, where 50% shifts are commonly reported, is unprecedented for similar ZnO-based TFTs.<sup>[12,13]</sup> Therefore it is demonstrated that the fabricated bottom layer devices are stable devices, without the need for any special annealing protocol. This stable nature of the devices may be attributed to encapsulation of the devices during the deposition of the second layer in accordance with the literature.<sup>[14]</sup> However, during this growth since the bottom layer devices are also *in situ* annealed, to distinguish the effects of encapsulation and annealing on the stabilization of the devices, further tests are required. This issue is addressed below for top layer devices.



**Figure 1.** (a) 3D schematic of the vertically integrated TFTs. (b) SEM image of the fabricated devices.

The transfer and output characteristics of the top layer devices on Si substrate are shown in Figure 2.  $I_{ON}/I_{OFF}$  ratio of  $3.2 \times 10^5$  is measured. Throughout the device operation, the gate leakage current of the TFTs on rigid substrates is measured to be at least four orders of magnitude smaller than the drain current of the devices. The  $V_{TH}$  is extracted as 0.745 V and  $\mu_{sat}$  as  $0.172 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ . This lower mobility and  $I_{ON}/I_{OFF}$  ratio of the top layer devices may be attributed to the trapped charges on the oxide–semiconductor interface of the top layer devices, since there is an extra fabrication step between the growth of oxide and semiconductor layers as opposed to the bottom layer devices. Bottom layer devices did not show such behavior because the gate stack was formed in a single ALD step. Gate bias stress of  $1.21 \text{ MVcm}^{-1}$  is applied for 1000 s and then the threshold voltage is measured to be 0.94 V, demonstrating a 0.2 V (20%) shift. Stability tests show that the BG TFTs are more stable than TG TFTs. Both devices are encapsulated during the fabrication, however, the bottom layer is also annealed during the deposition of the second layer.

To assess the effects of annealing on stabilization, we grew an additional layer of 21 nm  $\text{Al}_2\text{O}_3$  with ALD at  $80^\circ\text{C}$ . This insulating layer is expected for any subsequent (3, 4, ... etc.) active device layers for high density integration. After this growth, the TG TFTs are characterized again and  $9.2 \times 10^6 I_{ON}/I_{OFF}$  ratio is measured. The  $V_{TH}$  is extracted as 1.46 V and  $\mu_{sat}$  as  $0.09 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ . The increase of  $I_{ON}/I_{OFF}$  ratio suggest that the oxide–semiconductor interface was passivized during annealing and trap charge density is decreased. Same gate bias stress as before was conducted and 0.015 V (ca 1%) shift was measured. This suggests that, with the fabrication of additional layers of devices, the devices on the lower layers become stable. Therefore more stable operation of the devices are observed due to the combined effects of encapsulation and *in situ* annealing. Hence, the ALD-based 3D integration technology offers a self-stabilizing effect by subsequent layers without requiring any extra capping layers or special annealing protocols.

## 4. Conclusions

In conclusion, 3D integrated, ZnO based, ALD grown, high performance, and stable TFTs with the lowest thermal budget to date ( $<80^\circ\text{C}$ ) are fabricated on rigid substrates for the first time. Electrical characterizations, gate bias stability tests are performed and the nature of the stabilization is investigated. This study demonstrates the feasibility of 3D integration of ZnO-based devices. In future works, with further developments of p-type materials, 3D-integrated TFT CMOS analog and digital circuits can be realized for commercial large area applications.

## Supporting Information

Supporting Information is available from the Wiley Online Library or from the author.

## Acknowledgements

This work was partially supported by the Scientific and Technological Research Council of Turkey (TUBITAK) under grant nos. 112M004, 112E052, and 113M815. A.K.O. acknowledges support from the Turkish Academy of Sciences Distinguished Young Scientist Award (TUBA GEBIP), BAGEP Award and FABED Award. Z.S. and S.B. thank TUBITAK-BIDEB for MS and PhD scholarship.

## Conflict of Interest

The authors declare no conflict of interest.

## Keywords

3D integration, atomic layer deposition, thin film transistors

Received: March 29, 2017  
Published online: August 24, 2017

- [1] K. Banerjee, S. Souri, P. Kapur, K. Saraswat, *Proc. IEEE* **2001**, *89*, 2.
- [2] R. Street, *Technology and Applications of Amorphous Silicon*. Springer, New York **2000**.
- [3] G. Kim, W. Jeong, B. Du Ahn, H. Shin, H. Kim, H. Kim, M. Ryu, K. Park, J. Seon, S. Lee, *Appl. Phys. Lett.* **2010**, *96*, 1.
- [4] M. Kim, J. Jeong, H. Lee, T. Ahn, H. Shin, J. Park, J. Jeong, Y. Mo, H. Kim, *Appl. Phys. Lett.* **2007**, *90*, 1.
- [5] R. Jayapal, J. Kyungsoo, C. Phu Thi Nguyen, B. Nagarajan, C. Somenath, Y. Junsin, *IEEE Electron Dev. Lett.* **2014**, *35*, 1.
- [6] K. Song, J. Noh, T. Jun, Y. Jung, H. Kang, J. Moon, *Adv. Mater.* **2010**, *22*, 1.
- [7] F. Oruc, L. Aygun, I. Donmez, N. Biyikli, A. Okyay, H. Yu, *J. Vacuum Sci. Technol. A: Vacuum Surf. Films* **2015**, *33*, 1.
- [8] U. Özgür, Y. Alivov, C. Liu, A. Teke, M. Reshchikov, S. Doğan, V. Avrutin, S. Cho, H. Morkoç, *J. Appl. Phys.* **2005**, *98*, 79.
- [9] E. Bak-Mikkelsen, R. Reus, S. Bouwstra, *J. Micromech. Microeng.* **1996**, *6*, 1.
- [10] S. Kwon, S. Bang, S. Lee, S. Jeon, W. Jeong, H. Kim, S. Gong, H. Chang, H. Park, H. Jeon, *Semicond. Sci. Technol.* **2009**, *24*, 1.
- [11] M. Groner, F. Fabreguette, J. Elam, S. George, *Chem. Mater.* **2004**, *16*, 5.
- [12] R. Navamathavan, E. Yang, J. Lim, D. Hwang, J. Oh, J. Yang, J. Jang, S. Park, *J. Electrochem. Soc.* **2006**, *153*, 3.
- [13] R. Cross, M. De Souza, *IEEE T. Dev. Mater. Reliab.* **2008**, *8*, 3.
- [14] C. Sheraw, L. Zhou, J. Huang, D. Gundlach, T. Jackson, M. Kane, I. Hill, M. Hammond, J. Campi, B. Greening, J. Francl, J. West, *Appl. Phys. Lett.* **2002**, *80*, 2.