Rapid thermal annealing of graphene-metal contact
Osman Balci, and Coskun Kocabas

Citation: Appl. Phys. Lett. 101, 243105 (2012);
View online: https://doi.org/10.1063/1.4769817
View Table of Contents: http://aip.scitation.org/toc/apl/101/24
Published by the American Institute of Physics

Articles you may be interested in
Contacting graphene

Improvement of graphene–metal contact resistance by introducing edge contacts at graphene under metal

Contact resistivity and current flow path at metal/graphene contact

Transition metal contacts to graphene

Ultraviolet/ozone treatment to reduce metal-graphene contact resistance

Ultra-low resistance ohmic contacts in graphene field effect transistors
Applied Physics Letters 100, 203512 (2012); 10.1063/1.4719579
Rapid thermal annealing of graphene-metal contact
Osman Balci and Coskun Kocabas
Department of Physics, Bilkent University, Ankara 06800, Turkey
(Received 22 July 2012; accepted 19 November 2012; published online 10 December 2012)

High quality graphene-metal contacts are desirable for high-performance graphene based electronics. Process related factors result large variation in the contact resistance. A post-processing method is needed to improve graphene-metal contacts. In this letter, we studied rapid thermal annealing (RTA) of graphene-metal contacts. We present results of a systematic investigation of device scaling before and after RTA for various metals. The results reveal that RTA provides a convenient technique to reduce contact resistance, thus to obtain reproducible device operation. © 2012 American Institute of Physics. [http://dx.doi.org/10.1063/1.4769817]

Rapid thermal processes, where the processed wafer is not in thermal equilibrium with the surrounding environment, are used in semiconductor industry for a variety of purposes such as controlling doping levels,[1] increasing interface quality,[2] and repairing defects.[3] Rapid thermal annealing (RTA), which is classified as a subset of these processes, is commonly used to improve the quality of metal-semiconductor contacts.[4] The quality of metal contacts is an important issue for graphene based electronic devices.[5–8] The resistance of the graphene-metal junction, known as contact resistance, limits the performance of devices having small channel length. Particularly for high frequency electronics,[5,9] which require smaller channel length for higher operation frequency, the contact resistance is the main limiting factor affecting the device operation.[5,6] Graphene, which is a zero-bandgap semiconducting material, shares common fabrication processes with conventional semiconducting materials; therefore, rapid thermal annealing could also be applied to improve the quality of metal contacts. In this work, we implement rapid thermal annealing of graphene based field effect transistors to reduce the contact resistance. We provide a systematic study of RTA of graphene transistors with four different contact metals, Cu, Ag, Au, and Pd. We studied channel length scaling of these devices to reveal the contribution of channel and contact properties using transfer line method (TLM). The results reveal that RTA provides a convenient technique to reduce contact resistance, thus to obtain reproducible device operation.

The maximum conductance of one-dimensional conductors, such as carbon nanotubes, is defined by fundamental constants. The minimum resistance per subband is \( h/e^2 = 25.8 \, k\Omega \), where \( h \) is the Plank’s constant and \( e \) is the elementary charge. We can extend this formalism for a wide conductor by calculating the number of modes available on the conductor. The minimum resistance of a wide conductor with transparent contacts can be written as \[^{10,10}\]

\[
RW = \frac{h}{2e^2} \sqrt{\frac{\pi}{2n}} = \frac{16.28 \, k\Omega}{\sqrt{n}}, \quad (1)
\]

where \( n \) is the carrier density and \( W \) is the width of the wide conductor. This minimum resistance appears to be a contact resistance for graphene transistors. Note that the contact resistance scales with the carrier density, which defines the number modes on the conductor. For graphene with a carrier density of \( \sim 1 \times 10^{12} \, \text{cm}^{-2} \), the minimum resistance is 160 \( \Omega \) \( \mu \text{m} \). This value is the minimum contact resistance that can be obtained with ideal transparent electrodes. Any kind of process related detrimental effects could increase the observed contact resistance. The reported values of the contact resistance of graphene-metal junction are very scattered and much larger than the expected value. This ambiguity in the contact resistance is likely related with deposition methods of metals and the quality of graphene layers. First, the adhesive layers used for electrodes (thin layer of Ti or Cr) cause large variation in the contact resistance. Particularly, adhesive layers deposited by sputtering technique introduce structural defects on graphene, which could cause extremely large contact resistance (\( R_c > 10^4 \, \Omega \, \mu \text{m} \)). Therefore, contact metals deposited by sputtering, thermal evaporation, and e-beam evaporation provide different contact resistances. Second, the quality of graphene determines the contact resistance as well. Most of the reported experiments about contact resistance use exfoliated single layer graphene. There are a few studies on contact resistance of polycrystalline graphene synthesized by chemical vapor deposition.[5,12,13]

To improve the graphene-metal contacts, various techniques have been implemented. Palacios et al.[5] used Al sacrificial layer during the lithography process to improve the surface roughness of graphene. Deposition of Al layer on graphene and removing it with tetramethylammonium hydroxide (TMAH) eliminate the organic residues and provide smooth graphene surface. They obtained contact resistance of 0.2–0.5 \( \Omega \, \mu \text{m} \) for Ti:Pd:Au electrode. Watanabe et al.[14] studied contact resistance of various metals (Ti, Ag, Co, Cr, Fe, Ni, and Pd) for graphene obtained from Kish graphite. Their results show that the contact resistance is independent of work function of the contact metal. They concluded that microstructures of metals (roughness) play an important role for contact resistance. Xia et al.[1] showed that carrier transport in graphene under the contact metal plays a significant role for contact resistance. Temperature dependent experiments demonstrated that a good graphene-metal contact can

[^10]: Author to whom correspondence should be addressed. Electronic mail: ekocabas@fen.bilkent.edu.tr. Tel.: +90(312)2901965.
be achieved when the mean free path is larger than the metal-graphene coupling length. A contact resistance of 170 Ω μm for Pd (without adhesive layer) at room temperature was reported. They also provided a theoretical explanation of the carrier transport at graphene-metal junction. Franklin et al.\textsuperscript{13} introduced the concept of double contacts to reduce the contact resistance. They used metals on top and bottom of graphene and obtained contact resistance of 320 Ω μm. Very recently Song et al.\textsuperscript{15} measured the work function of graphene under the metal electrodes using capacitance-voltage measurement. They observed that the work function of graphene is affected by the metal and pinned to the work function of electrodes.

We can draw four main conclusions from the previous results: (1) the contact resistance is independent of the work function of the contact metal, (2) roughness of the metal plays a significant role in the contact resistance, (3) residues on graphene increase the contact resistance, and (4) the metal contacts dope the graphene depending on difference of the work functions. All these process-dependent factors result large variation in the contact resistance. Thus, a post-processing method is desirable to improve graphene-metal contacts.

Fig. 1(a) shows a schematic drawing of a back-gated graphene transistor used in this study. Graphene layers were grown on copper foils using chemical vapor deposition. After the growth, graphene layers were transfer-printed on 100 nm SiO\textsubscript{2} coated Si wafers. In the transfer-printing process, a thin layer of photoresist (AZ5214) and an elastomeric stamp were used as a mechanical support for graphene. The details of the process were reported in a previous study.\textsuperscript{16} The highly doped Si substrate works as a gate electrode. The source and drain electrodes were fabricated with standard UV-photolithography process followed by metallization and lift-off steps. The devices were isolated using oxygen plasma etching. The electrical characterizations of the transistors were performed with HP4142B semiconductor parameter analyzer. The rapid thermal annealing of the fabricated transistors was performed by halogen light RTP furnace (RTP-600 S AG Associates/Mini-Pulse). The time trace of the temperature during the RTA process is shown in Fig. 1(b). The transistors were heated up to 300°C in 40 s and kept at 300°C for 1 min and cooled down to room temperature in 5 min, we repeat this process for 10 times. During the RTA process, we run forming gas (5% hydrogen in nitrogen) into the chamber. We measured transfer and output curves of the devices before and after the RTA process. Fig. 1(c) shows transfer curves of a representative device with silver electrodes before and after RTA. The back-gated graphene transistors show p-type behavior and have minimum conductivity point at a gate voltage of 80 V. We also fabricated top-gated transistors showing ambipolar behavior. To minimize the effects of gate dielectric, we only used back-gated transistors in this study. The transistors have metal contacts without any adhesive layers, like Ti or Cr. After the RTA, there is around twofold increase in the on current for transistors with 2 μm channel length. On-current histogram of the same devices is shown in Fig. 1(d), the improvement in the drain current is significantly larger than the variation of drain current. Raman spectra of graphene before and after RTA process in forming gas are shown in Fig. 1(e), Raman signal does not change significantly with
RTA annealing in forming gas. The transfer curves for various channel lengths after RTA are given in Fig. 1(f). The scaling of drain current as a function of channel length (Fig. 1(g)) provides a useful piece of information to understand the effect of RTA. The improvement of drain current decreases with the channel length. This behavior indicates that the RTA reduces the contribution of contact resistance.

We used TLM to analyze the contact and sheet resistance of the transistors. The total resistance of graphene transistor is a combination of contact resistance, $R_c$, and the sheet resistance, $R_s$, as $R_T = R_c + R_s L_c / w$, where $L_c$ is the channel length and $w$ is the channel width of the device. The dependence of total resistance on $L_c$ provides the contact and sheet resistances of graphene. Fig. 2(a) shows the scaling of the total resistance as a function of channel length before and after the RTA. The scattered plots show the measured total resistance of the devices and the line plots show the linear fitting curves. The channel length varies from 2 $\mu$m to 64 $\mu$m and the channel width is 100 $\mu$m. The extracted contact resistance for Ag-graphene contact before and after the RTA is 3.4 k$\Omega$ $\mu$m and 1.4 k$\Omega$ $\mu$m, respectively. We also measured the gate-voltage dependence of the contact resistance from TLM data of more than 100 devices for gate voltages between $-80$ V and 80 V. The extracted contact resistance as a function of gate voltage is shown in Fig. 2(b). Before the RTA, the contact resistance can be modulated from 3.4 k$\Omega$ $\mu$m to 11.5 k$\Omega$ $\mu$m as we sweep the gate voltage. After the annealing, these values reduced to 1.4 k$\Omega$ $\mu$m and 6.0 k$\Omega$ $\mu$m, respectively. From Fig. 2(b), we can separate the contact resistance into two parts as $R_c = R_c^0 + R_{cg}(V_g)$, where $R_c^0$ is a constant contact resistance which is independent of the gate voltage and $R_{cg}(V_g)$ is the gate modulated contact resistance. The former is a process related resistance which can be reduced by RTA. The latter is a fundamental quantity which depends on the carrier concentration on graphene. We also performed similar analysis for the sheet resistance. The extracted sheet resistance before and after the RTA process for pure nitrogen gas and forming gas.

The ratio of drain current at “on” and “off” states (so called on-off ratio) is another important operational parameter for graphene transistors. Both contact resistance and sheet resistance are modulated by the gate voltage (see Figs. 2(b) and 2(c)). The on-off ratio of a graphene transistor can be written as $r = \frac{I_{on}}{I_{off}} = \frac{R_{off} L_c + R_{ons}}{R_{onc} L_c + R_{ons}}$, where superscripts “on” and “off” denote the values at gate voltages of $-80$ V and 80 V, respectively. The modulation of the contact resistance and the sheet resistance by the gate voltage defines the on-off ratio.
ratio of the devices. Fig. 2(d) shows the scaling of on-off ratio with the channel length. For devices with small channel length ($L_c \sim 2 \mu m$), where the transport is limited by the contact resistance, the on-off ratio is defined by the modulation of the contact resistance, $r \approx \frac{R_{on}}{R_{off}} = 3.6$. For long channels ($L_c \sim 64 \mu m$), the contribution of contact resistance is negligible, and the on-off ratio is characterized by the modulation of the sheet resistance, $r \approx \frac{\rho_{on}}{\rho_{off}} = 7.2$. This trend is clearly seen from the scaling of on-off ratio. Therefore, RTA increases the on-off ratios of transistors with small channel length where the contact resistance is dominant.

In order to find the optimum annealing condition, we performed RTA at various temperatures. Fig. 3 shows the effect of RTA temperature on the transfer curves of a transistor with 4 $\mu m$ channel length. Annealing at 300 °C provides a significant improvement in the drain current; however, annealing at higher temperatures does not increase the drain current and decreases the modulation of the transistor. These results indicate that RTA at high temperature has detrimental effects on the performance of transistors, likely because of unintentional doping of graphene. We can conclude that RTA at 300 °C provides the best improvement in the contact resistance. We also studied the annealing atmosphere on the performance of the devices. Fig. 3(b) shows the sheet resistance of graphene before and after RTA annealing in pure nitrogen (N$_2$) and forming gas (5% H$_2$ in N$_2$). Adding hydrogen to annealing atmosphere does not change the sheet resistance of graphene likely due to the short annealing time. Forming gas or nitrogen provides the optimum atmosphere for RTA of graphene transistors.

Fig. 4 shows the change of contact resistance by RTA for various metals; Cu, Ag, Au, and Pd. Before RTA, copper has the highest contact resistance of 8.8 kΩ$\mu$m. Silver, gold, and palladium have contact resistances of 3.4, 0.94, and 0.82 kΩ$\mu$m, respectively. After the RTA process, we observed a significant reduction of contact resistance for copper (2.9 kΩ$\mu$m) and silver (1.4 kΩ$\mu$m). RTA has less profound effect on gold (0.63 kΩ$\mu$m) and palladium (0.57 kΩ$\mu$m) contacts. The inset shows the scaling of total resistance of graphene transistors having copper and palladium electrodes.

To understand more inside about the contacts, we extracted voltage dependence of contact resistance and sheet resistance for Cu, Ag, Au, and Pd. Figs. 5(a) and 5(b) show the extracted resistances of transistors, which use these metals as electrodes. We observe that the contact metal changes the position of the charge neutrality point. This observation can be explained by the contact induced doping in graphene. Contact resistance and contact induced doping have strong correlation. The contact-induced doping level on graphene is proportional to the contact resistance. Furthermore, the shift of charge neutrality point reduces the observed on-off ratio. Since the range of the gate voltage (−80 V to +80 V for 100 nm SiO$_2$ dielectric) is limited by breakdown of the gate dielectric, we do not observe the charge neutrality point for Cu, Ag, and Pd. The window of the gate voltage limits the observed on-off ratio. Fig. 5(c) shows the calculated on-off ratio as a function of channel length. Au electrodes provide large on-off ratio ($r = 14$ for long channels) due to the low contact resistance and less doping in graphene. On the other hand, Cu electrodes show small on-off ratio ($r = 4$ for long channels) owing to the large contact resistance and associated doping on graphene.

As a conclusion, we studied rapid thermal annealing of graphene transistors to improve contact resistance of graphene-metal junction. We present results of a systematic investigation of device scaling for various RTA conditions and various metal contacts. The results reveal that the contact resistance of graphene-metal junction is a combination of fundamental and process related resistances. The process related contact resistance can be partially eliminated by rapid thermal annealing. We also observed that the contact metals dope the graphene depending on the contact resistance. RTA provides a convenient post-processing technique to reduce contact resistance thus to obtain reproducible device operation.

This work was supported by the Scientific and Technological Research Council of Turkey (TUBITAK) Grant No. 109T209, Marie Curie International Reintegration Grant (IRG) Grant No. 256458, Turkish Academy of Science (TUBA-Gebip).