

# Analysis of HfO<sub>2</sub> and ZrO<sub>2</sub> as High-K Dielectric for CMOS Nano Devices

Talal Hasan  
Centre for Advanced Electronics  
& Photovoltaic Engineering  
(CAEPE)  
IIUI  
Islamabad, Pakistan  
talalhasan2013@gmail.com

Salahuddin Zafar  
Department of Electrical and  
Electronics Engineering  
Nanotechnology Research Center  
(NANOTAM)  
Bilkent University, 06800  
Ankara, Turkey  
salahuddin.zafar@bilkent.edu.tr

Ekmel Ozbay  
Department of Electrical and  
Electronics Engineering  
Nanotechnology Research Center  
(NANOTAM)  
Bilkent University, 06800  
Ankara, Turkey  
ozbay@bilkent.edu.tr

Ahsan Ullah Kashif  
Department of Electrical  
Engineering  
Centre for Advanced Electronics  
& Photovoltaic Engineering  
(CAEPE)  
IIUI  
Islamabad, Pakistan  
ahska74@gmail.com

**Abstract**— An analysis has been made on high-K dielectrics (HfO<sub>2</sub> and ZrO<sub>2</sub>) for the CMOS process up to 14 nm FAB technology node. The aim is to study the reduction in gate leakage current for Nano-scale devices. High-K Dielectric having  $K \geq 20$  is beneficial for CMOS Nano-devices, reducing the gate leakage current when  $EOT \leq 0.5$  nm. MOS structure with high-K, i.e., HfO<sub>2</sub> and ZrO<sub>2</sub>, has been simulated in SILVACO T-CAD to consider as gate stack: metal/oxide/p-Si for the different FAB nodes; 45, 32, 22 & 14 nm. SiO<sub>2</sub> is considered a reference to optimize the MOS structure with high-K dielectric. As a result, 7-8 times the higher physical gate oxide layer is achieved compared to SiO<sub>2</sub>, which has a significant impact on minimizing the gate leakage current.

**Keywords**—CMOS, high-K dielectric, E.O.T, ITRS, FAB node, TCAD

## I. INTRODUCTION

Silicon (Si) is still a backbone of the CMOS industry, and its scaling has been followed Moore's law successfully for the last three decades [1]. The FAB technology node reaches 14 nm or below, almost a monoatomic layer [2]. Therefore, miniaturization of the gate oxide thickness is crucial to bear the device scaling to control the gate capacitance and threshold voltage, etc. [3]. Though the scaling of CMOS devices reaches the structural limitation, further scaling is becoming a significant challenge due to quantum effects, etc. Therefore, there is a need to address the gate direct tunneling, sub-threshold leakage current, GIDL degradation, DIBL, and ultra-shallow S/D junction depth issues adequately [4].

Below the 65 nm FAB node, the space charge regions near the source and drain of MOSFET are overlapped, known as short channel effects [5]. Therefore, the leakage current increases, which affects the device's performance and reliability. To continue the further journey predicted by Moore's law, the dielectric constant ( $K$ )  $> 3.9$  is preferred as high-K. High-K material is used first for the 45 nm FAB technology node. Equivalent Oxide Thickness (EOT) is a reference to measure the thickness of High-K equivalent to SiO<sub>2</sub>. Low EOT provides a reasonable physical layer thickness w.r.t technology node [6].

In this work, we are focused on high-K material to address CMOS process issues having  $EOT \leq 0.5$  nm for Nano-device fabrication and study MOS structure with high-K to analyze the capacitive behavior during accumulation and inversion phenomena. The purpose is to adjust the optimum physical layer of high-K. Section-II describes a brief detail about High-K dielectric while Section-III elucidates MOS structure for different FAB nodes. The comparative analysis of high-K, i.e., HfO<sub>2</sub> and ZrO<sub>2</sub>, will be discussed in section-IV. Finally, the conclusion has been made in section-V.

## II. ABOUT HIGH-K DIELECTRICS

The thickness of gate oxide has a vital role in controlling the bias; minimum thickness will increase the electric field between the gate and channel of the MOSFET. Therefore, the reduction in the gate oxide layer has an impact on the channel potential influenced by the gate bias compared to drain [7]. Low EOT with a higher electric field can handle the leakage current.  $EOT \leq 0.5$  nm with  $K > 3.9$  is preferred to reduce the several orders gate leakage current compared to SiO<sub>2</sub>.

By lowering the FAB technology node, IC speed will be increased ~ 30%. Fig. 1 represents the predicted trends of EOT for past, present, and future. The 'Planner' trend starts from 2008 when the high-K is used for the first time for the 45 nm FAB node. The upper and lower limit of this trend shows that the EOT value varies from 1 to 0.5 nm, not exactly followed in the semiconductor industry. In 2013, a 22 nm FAB node was introduced known as "UTB FD," where EOT predicted ~ 0.7 to 0.4 nm for 22 nm to  $\leq 14$  nm FAB node, respectively. At last, MG trend describes EOT future further by ITRS-2015 plan. For nano CMOS devices, it predicts EOT from 0.8 to 0.4 nm for FAB technology nodes of 14 nm to 7 nm, respectively [8].

High-K attributes the following parameters for the CMOS process; high permittivity, high barrier height, reduced leakage current, low power consumption, low direct tunneling, stability, and compatibility with gate metal and FAB process. Several high-K dielectrics can be considered as a potential candidate for current and future CMOS devices; Fig. 2 shows a high-K dielectric w.r.t band gap ( $E_g$ ). The large fringing field may affect the source and drain terminals of MOSFET; high-k allows the

fast switching of the transistors as required for the processor and storage device applications. Therefore,  $K \geq 20$  has a reasonable thickness to provide a sufficient barrier against the gate leakage current [9].




Fig. 1. Predicted EOT w.r.t ITRS roadmap [8]




Fig. 2. Dielectric constant ( $K$ ) vs band gap ( $E_g$ ) [9]

Different high- $K$  dielectric materials are analyzed w.r.t EOT and capacitance ( $C$ ) as shown in Fig. 3. Most high- $K$  materials have a similar response except  $\text{Si}_3\text{N}_4$ ,  $\text{MgO}$ , and  $\text{Y}_2\text{O}_3$ . The relation between physical layer thickness w.r.t EOT is shown in Fig. 4. From the result,  $\text{TiO}_2$  shows the highest physical thickness, which is almost three times higher than the others, but  $E_g$  is  $< 3\text{eV}$ . Therefore, it is not feasible for fabrication due to die size constraints and future prediction of chips. Similarly,  $\text{MgO}$  and  $\text{Y}_2\text{O}_3$  materials have limitations due to  $K < 20$ , limiting the EOT constraints [9].  $\text{ZrO}_2$  and  $\text{HfO}_2$  have  $K \sim 22$  and  $25$ , respectively, and can easily grow on Si substrate. The properties of  $\text{HfO}_2$  and  $\text{ZrO}_2$  are almost the same, including their mismatch with Si  $\langle 100 \rangle$  substrate as tabulated in Table I.

In this work, we focused on  $\text{HfO}_2$  and  $\text{ZrO}_2$  to investigate further according to FAB technology node from 45 to 14 nm. We compared the physical layer thickness w.r.t. EOT and effective gate length of FAB nodes as tabulated in Table II. From the comparison,  $\text{HfO}_2$  and  $\text{ZrO}_2$  provide better isolation ( $\sim 8$ - $10$  times higher than the  $\text{SiO}_2$  physical layer) to reduce the gate leakage current and increase the device's reliability. Regardless of the FAB process advantage, we evaluated that both dielectrics are suitable to act as gate oxide thickness for 14 nm FAB nodes. Even  $\text{ZrO}_2$  may perform better due to the least dielectric, low density, and higher bandgap compared to  $\text{HfO}_2$  [10].




Fig. 3. Capacitance vs EOT of different high- $K$




Fig. 4. Physical thickness vs EOT of different high- $K$

TABLE I. PHYSICAL PROPERTIES OF  $\text{HfO}_2$ ,  $\text{ZrO}_2$ , AND  $\text{SiO}_2$

Material Properties	$\text{HfO}_2$	$\text{ZrO}_2$	$\text{SiO}_2$
Dielectric Constant	30	25	3.9
Bandgap	5.7 eV	5.8 $E_v$	9.0 $E_v$
Refractive Index	2.2	2.05	1.46
Density	9.68 $\text{g/cm}^3$	5.74 $\text{g/cm}^3$	2.27 $\text{g/cm}^3$
Lattice mismatch with Si $\langle 100 \rangle$	5.7 %	6 %	—
Coefficient of Thermal Expansion	—	$1.2 \times 10^{-5} \text{ K}^{-1}$	$5.0 \times 10^{-7} \text{ K}^{-1}$
Melting Point	2800 $^\circ\text{C}$	2700 $^\circ\text{C}$	1600 $^\circ\text{C}$
Etchability	HF solution	HF solution	HF solution
Lattice Parameter	5.116 Å	5.1 Å	5.43 Å

TABLE II. PHYSICAL GATE OXIDE THICKNESS W.R.T CMOS FAB TECHNOLOGY NODE

CMOS Node (nm)	Effective Gate Length (nm)	EOT (nm)	Physical Oxide Layer Thickness	
			$\text{HfO}_2$ (nm)	$\text{ZrO}_2$ (nm)
45	30	1.1–1.5	9–12	7–10
32	25	0.9–1.2	7–9	6–8
22	18	$\sim 0.5$	4.0	3.0
14 or below	11–12	$\sim 0.4$	3.0	2-3




Fig. 5: MOS structure with EOT  $\sim 1.1$  nm for 45 nm FAB

### III. HIGH-K ANALYSIS WITH MOS STRUCTURE IN T-CAD

To analyze high-K dielectric, MOS structure was developed in SILVACO T-CAD having gate stack: metal/oxide layer/p-Si (substrate). Al is used as metal both at the top (as a gate) and bottom (back contact) of the MOS structure. Similarly, the physical layer of SiO<sub>2</sub>/high-K (HfO<sub>2</sub> and ZrO<sub>2</sub>) is used to act as gate oxide w.r.t FAB technology node. A P-type substrate is used with a doping concentration  $\sim 1E17cm^{-3}$ . The width of the MOS structure was adjusted according to effective gate length w.r.t FAB node while z-direction was adjusted having area  $\sim 1.0$  cm<sup>2</sup> with Si substrate having thickness  $\sim 50$  nm. Al  $\sim 10$  nm is used as gate metal. From T-CAD simulations, C-V analysis is performed with the frequency  $\sim 1$  MHz, and gate sweep voltage varies from -3 to +2V.




Fig. 6: C-V analysis of 45 nm FAB node with MOS structure having different gate oxide layers

#### A. MOS Performance for 45 nm FAB Node

45 nm FAB node has EOT  $\sim 1.1-1.5$  nm. Initially, the MOS structure is designed with SiO<sub>2</sub> (as a reference) with a physical layer thickness of  $\sim 1.1$  nm. The effective gate length is selected  $\sim 30$  nm, while Al and Si substrate have thicknesses  $\sim 10$  nm and 50 nm, respectively. The 2D cross-sectional view is shown in Fig. 5. After MOS structure, C-V analysis is performed by T-CAD simulation. Fig. 6 shows the C-V analysis of different MOS structures with gate oxide layers of SiO<sub>2</sub>, HfO<sub>2</sub>, and ZrO<sub>2</sub>. The capacitance of SiO<sub>2</sub> at  $V = -3$  V is  $\sim 0.9$  fF/cm<sup>2</sup>, while the capacitance is reduced in the threshold voltage ( $V_{th}$ ) region to  $\sim 6 \times 10^{-17}$  F/cm<sup>2</sup> due to the inversion phenomena (as a general principle of the MOS).

After that, the structure is further modified by replacing the SiO<sub>2</sub> gate oxide layer with high-K dielectric, i.e., HfO<sub>2</sub> and ZrO<sub>2</sub> with thicknesses  $\sim 9.0$  and 7.0 nm, respectively (equivalent to EOT  $\sim 1.1$  nm). HfO<sub>2</sub> and ZrO<sub>2</sub> based MOS structures have similar responses during the inversion phenomena, which reflects that the electrical characteristics of high-K are the same while the physical gate thickness is 7-8 times higher than SiO<sub>2</sub>. However, in the non-inversion (accumulation) region (at -3V), the capacitances of MOS structure having HfO<sub>2</sub> and ZrO<sub>2</sub> layer is 0.67 and 0.812 fF/cm<sup>2</sup>, respectively.

#### B. MOS Structure Performance for 32 nm FAB Node

For 32 nm FAB, MOS structure parameters were adjusted as mentioned in Table II. After 2D structures, C-V analysis is performed by T-CAD simulation. MOS structure having SiO<sub>2</sub> layer provides a capacitance  $\sim 0.95$  fF/cm<sup>2</sup> in accumulation region (when  $V_g$  is -3V). In contrast, the MOS structure with HfO<sub>2</sub> and ZrO<sub>2</sub> layer has the capacitance of 0.69 and 0.82 fF/cm<sup>2</sup>, respectively. All MOS structures have the same behavior in the inversion region with the same value of  $V_{th}$ . From the C-V analysis of 45 and 32 nm FAB nodes, the capacitance is almost the same due to the very close value of EOT, i.e., 0.9 - 1.1 nm.




Fig. 7: C-V analysis of 14 nm FAB node with MOS structure having different gate oxide layers

#### C. MOS Structure Performance for 22 nm FAB Node

For the 22 nm FAB node, EOT  $\sim 0.5$  nm is considered with MOS structure having a physical oxide layer thickness of ZrO<sub>2</sub> and HfO<sub>2</sub> is 3 and 4 nm, respectively. The effective gate length  $\sim 18$  nm is also adjusted according to the 22 nm FAB node while other physical layers parameters are kept constant. After C-V analysis by AC simulations in T-CAD, the capacitances of MOS structure having HfO<sub>2</sub>, ZrO<sub>2</sub>, and SiO<sub>2</sub> layers are 0.90, 1.04, and 1.2 fF/cm<sup>2</sup>, respectively, while the capacitance in inversion phenomena is the same from  $V_g \sim -0.5$  V to +2V for all MOS structures.

#### D. MOS Structure Performance for 14 nm FAB Node

For the 14 nm FAB node, MOS structures are developed having EOT  $\sim 0.4$  nm. The effective gate length is reduced to  $\sim 11.5$  nm while the other parameters are kept constant. Fig. 7 shows C-V analysis of MOS structures for 14 nm FAB node. From the results, the capacitance of HfO<sub>2</sub>, ZrO<sub>2</sub>, and SiO<sub>2</sub> is 0.70, 0.81, and 0.93 fF/cm<sup>2</sup>, respectively (in the accumulation region when  $V_g$  is  $\sim -3$  V).

Hence, as an advantage of high-K dielectrics, the accumulation region's capacitive behavior is better than the conventional gate oxide layer of SiO<sub>2</sub>. The physical gate thickness is ~ 6-7 times higher, which has a significant effect on the reduction of gate leakage current, where at least 2-3 monoatomic layers are required [11].

#### IV. COMPARISON OF HfO<sub>2</sub> AND ZrO<sub>2</sub> AS HIGH-K

HfO<sub>2</sub> and ZrO<sub>2</sub> are the most promising materials to act as gate oxides for Nano CMOS devices due to their excellent physical properties. Therefore, the following comparative analysis has been made.

TABLE III. PERFORMANCE ANALYSIS OF HfO<sub>2</sub> AND ZrO<sub>2</sub> W.R.T FAB TECHNOLOGY NODE

FAB Node (nm)	EOT (nm)	Effective gate length (nm)	Physical gate oxide layer thickness of High-K		Capacitance in Accumulation Region (V <sub>g</sub> = -3 V)		
					Ref.	High-K	
					SiO <sub>2</sub> (fF/cm <sup>2</sup> )	ZrO <sub>2</sub> (fF/cm <sup>2</sup> )	HfO <sub>2</sub> (fF/cm <sup>2</sup> )
45	1.0	30	ZrO <sub>2</sub> (nm)	HfO <sub>2</sub> (nm)			
			7	9	0.92	0.81	0.67
32	0.9	25	6	7	0.95	0.82	0.69
22	0.5	18	3	4	1.2	1.0	0.9
14	0.4	11.5	2	3	0.93	0.81	0.7

##### A. Physical and Electrical Properties Analysis

The capacitance in the accumulation region of MOS operation is studied (in SiO<sub>2</sub>, HfO<sub>2</sub>, and ZrO<sub>2</sub>). The results are tabulated in Table III. From the comparison, we observed that high-K dielectric provides at least 2-3 atomic layers for EOT = 0.4 nm for nanoscale CMOS devices, which has a significant effect on the reduction of gate leakage current. As per square area, the capacitance in the accumulation region is reduced up to 15 – 22% compared to SiO<sub>2</sub>, while the effective gate length size is reduced to 11.5 nm (61% size reduction) for the same transconductance. Hence the yield density is increased by reducing the FAB node.

##### B. High-K Fabrication for CMOS Process

The fabrication process of ZrO<sub>2</sub> and HfO<sub>2</sub> (as high-K) deposited on Si substrate is illustrated in Table IV. MOSCAP process flow for ZrO<sub>2</sub> deposition; Buffered oxide etch (BOE) is used to form the active area ~ 5x10<sup>-5</sup> cm<sup>2</sup>. High-density plasma (HDP) system is also used for the etching of ZrO<sub>2</sub> with HBr/CF<sub>4</sub> gases, where the maximum etch rate is ~ 70.8 nm/min by a mixture of gases. Zr is deposited by sputtering, having pressure ~ 5x10<sup>-7</sup> Torr with a deposition rate of ~ 12 nm/min. Pt is deposited as a metal gate using sputtering at 300°C with 2x10<sup>-2</sup> Torr.

MOSCAP process flow for HfO<sub>2</sub> deposition; Hafnium silicate (HfSiO<sub>4</sub>) will be deposited by Physical Vapor

Deposition (PVD) with 'Ar' as an ambient gas. After that, the wafer is then thermally annealed with NH<sub>3</sub>, and TaN is deposited at last with Reactive Ion Etching (RIE).

TABLE IV. FABRICATION PROCESS COMPARISONS OF ZrO<sub>2</sub> & HfO<sub>2</sub>

S.no	MOSCAP steps	ZrO <sub>2</sub> [13]	HfO <sub>2</sub> [14]
1	Wafer cleaning	Piranha	
2	Oxide growth	Field oxidation; 350 - 400 nm at 950°C for 2 hours (Typical pattern area ~ 5 x 10 <sup>-5</sup> cm <sup>2</sup> )	
3	Oxide Etching	HBr/CF <sub>4</sub> is used with high density plasma (HDP) system. Max. etch rate ~ 70.8 nm/min for ZrO <sub>2</sub> at HBr (75%)/CF <sub>4</sub> (25%) gas mixing ratio.	Precise etch depth for ultra-thin HfO <sub>2</sub> (3.5 nm) films by using ALET with Ar beam and BCl <sub>3</sub> gas. ALET-etched HfO <sub>2</sub> by supplying BCl <sub>3</sub> gas and Ar beam at the higher level pressure.
4	Dielectric deposition	Zr deposition ~ 2-4 nm: DC magnetron sputtering	Co-sputtering of Hf and Si RPA (500-700°C, NH <sub>3</sub> , 5-60 sec)
5	Annealing process	RTP (300 -900°C)	PDA
6	Gate deposition	Pt deposition ~ 150 nm: DC magnetron sputtering (300°C, 200 W, Ar pressure at 20 mTorr)	TaN deposition by reactive sputtering Gate patterning and Reactive Ion Etching (RIE) for TaN HF dip and contact Al deposition
7	Contact electrode deposition	Pt electrode patterning (aqua regia)	Contact patterning and Al etch
8	Post annealing	Post-Pt anneal	anneal (450°C, 20min)
9	Backside contact	Al deposition	

Zr-silicates with the incorporation of 'N' into the ZrO<sub>2</sub> stack are useful to improve thermal stability, reduction in B penetration, and leakage current. Similarly, HfSi<sub>x</sub>O<sub>y</sub> film is also a good alternative as gate dielectric due to its drastic physical properties over HfO<sub>2</sub>, e.g., crystallization temperature, interface properties, and thermal stability. The interface roughness can be improved by Hydrogen Plasma Treatment (HPT) and HCl solution etching to grow atomic layer having thickness up to 3 nm [12].

#### V. CONCLUSION

To meet the current and future demands, scaling down in CMOS is continued towards the nanoscale devices ≤ 14 nm FAB technology node, but SiO<sub>2</sub> has limitations due to severe direct tunneling effect. As a result, high gate leakage current may affect the device's operation and reliability.

High-K dielectric is an attractive solution to act as a thick gate oxide layer to overcome gate leakage current issues and provide EOT < 0.5 nm as desired. In this paper, high-K dielectric, HfO<sub>2</sub>, and ZrO<sub>2</sub> are investigated with their physical modeling of MOS structure in T-CAD for different FAB technology nodes (45-14 nm). We studied that the physical gate oxide layer up to 30 Å is achieved with High-K, the least requirement to overcome the gate leakage current. The capacitance in the accumulation region of MOS operation is also reduced to 15 – 22% compared to SiO<sub>2</sub>, while on the other hand, the size of the effective gate length is reduced to 11.5 nm with better control on the gate. Hence, the size of CMOS devices is

reduced to 61%, which has an impact on increasing the package density.

#### ACKNOWLEDGMENT

The authors are thankful for the support of the SILVACO T-CAD tool at the Center for Advanced Electronics and Photovoltaic Engineering (CAEPE), IIUI, Islamabad, Pakistan.

#### REFERENCES

- [1] Raol, Kartik. "Interconnect and Device Scaling Trends in CMOS VLSI." In *Electronic System Design (ISED), 2010 International Symposium on*, pp. 252-252. IEEE, 2010.
- [2] Arden, Wolfgang M. "The international technology roadmap for semiconductors—perspectives and challenges for the next 15 years." *Current Opinion in Solid State and Materials Science* 6, no. 5 (2002): 371-377.
- [3] Verma, Mr Abhishek, and Anup Mishra. "Effect of Threshold Voltage on Various CMOS Performance Parameter." *International Journal of Engineering Research and Applications* 4, no. 4 (2014): 21-28.
- [4] Song, Yi, Huajie Zhou, Qiuxia Xu, Jun Luo, Haizhou Yin, Jiang Yan, and Huicai Zhong. "Mobility enhancement technology for scaling of CMOS devices: overview and status." *Journal of electronic materials* 40, no. 7 (2011): 1584.
- [5] Hunter, William R. "Fabrication of submicron semiconductor devices." U.S. Patent 4,356,623, issued November 2, 1982.
- [6] K. Mistry et al., "A 45 nm Logic Technology with Highk+Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193 nm Dry Patterning, and 100% Pb-free Packaging," *IEDM Tech. Dig.*, pp. 247-250, 2007.
- [7] Iwai, Hiroshi. "Future of nano CMOS technology." *Solid-State Electronics* 112 (2015): 56-67.
- [8] K Matano. "Electrical characteristics of rare earth oxides/silicates gate dielectric." MSc diss., 2010.
- [9] Huang, An Ping, Z. C. Yang, and Paul K. Chu. "Hafnium-based high-k gate dielectrics." In *Advances in solid state circuit technologies*. In Tech, 2010.
- [10] Chou, Chen-Han, Hao-Hsuan Chang, Chung-Chun Hsu, Wen-Kuan Yeh, and Chao-Hsin Chien. "Low-leakage tetragonal ZrO<sub>2</sub> (EOT < 1 nm) with in situ plasma interfacial passivation on germanium." *IEEE Electron Device Letters* 37, no. 2 (2015): 138-141.
- [11] Ray, S. K., R. Mahapatra, and S. Maikap. "High-k gate oxide for silicon heterostructure MOSFET devices." *Journal of Materials Science: Materials in Electronics* 17, no. 9 (2006): 689-710.
- [12] Tsai, Ming-Li, Jun-Yu Ko, Shin-Yuan Wang, and Chao-Hsin Chien. "Interface Characterization of HfO<sub>2</sub>/GaSb MOS Capacitors With Ultrathin Equivalent Oxide Thickness by Using Hydrogen Plasma Treatment." *IEEE Transactions on Electron Devices* 63, no. 9 (2016): 3459-3465.
- [13] Nieh, Renee Elizabeth. "An evaluation of the electrical, material, and reliability characteristics and process viability of ZrO<sub>2</sub> and ZrO<sub>x</sub>N<sub>y</sub> for future generation MOS gate dielectric." Ph.D. diss., 2002.
- [14] Akbar, Mohammad Shahariar. "Process development, characterization, transient relaxation, and reliability study of HfO<sub>2</sub> and HfSi (x) O (y) gate oxide for 45 nm technology and beyond." Ph.D. diss., 2005.